A new fault injection approach targeting the LUTs configuration bits of the Xilinx SRAM-based FPG... more A new fault injection approach targeting the LUTs configuration bits of the Xilinx SRAM-based FPGAs is presented. It allows identifying all the configuration bits used by the LUTs of a specific design to inject Single Event Upsets (SEUs) and Multiple Bit Upsets (MBUs). The identification of the LUTs configuration bits is done by comparing the EBC files of a specific design before and after modifying its XDL file by inverting the LUTs logic functions. The fault injection is ensured by a fault injection macro provided by Xilinx. A Python script is deployed to automate the fault injection procedure. The proposed approach does not require extra tools to identify LUTs configuration bits and offers a 100% of fault coverage and is applicable to new Xilinx FPGA generations.
This paper presents a new and highly efficient approach for the estimation by fault injection of ... more This paper presents a new and highly efficient approach for the estimation by fault injection of the sensitivity to Single Event Upsets of circuits implemented in Xilinx SRAM-based FPGAs. The proposed approach prioritizes fault injection in specific configuration bits subsets defined according to their contents and the type of FPGA resources that they are configuring. The new approach also allows maximizing either the number of critical bits flipped during the injection or the estimation accuracy of the critical bits number. The results show that the new approach outperforms the traditional random fault injection with speed up factors up to two orders of magnitude.
This paper proposes new current signatures for test purposes. It estimates their capabilities in ... more This paper proposes new current signatures for test purposes. It estimates their capabilities in the detection of additional current caused by weak resistive active and passive defects, when used separately and in combination with other current-based test techniques. Estimation results based in part on actual IDDQ measurements show that current-based test technique combinations allow reliable detection of smaller current deltas
The purpose of this paper is to analyze the current behavior of faulty and fault free integrated ... more The purpose of this paper is to analyze the current behavior of faulty and fault free integrated circuits (ICs) and its impact on diagnosis. More specifically, we first show that normal sub-threshold current can be modeled by a Gaussian distribution. Then, we investigate faulty IC current variations caused to the load connected to nodes involved in bridging faults. Finally, we
Polar codes are capacity-achieving error-correcting codes with an explicit construction that can ... more Polar codes are capacity-achieving error-correcting codes with an explicit construction that can be decoded with low-complexity algorithms. In this work, we show how the state-of-the-art low-complexity decoding algorithm can be improved to better accommodate low-rate codes. Dedicated hardware is added to efficiently decode new constituent codes. Also, we use polar code construction alteration to further improve the latency and throughput. A polar decoder for a (1024, 512) code is implemented on two different FPGAs. It has 25% lower latency over the previous work and a coded throughput of 436 Mbps and 638 Mbps on the Xilinx Virtex 6 and Altera Stratix IV FPGAs, respectively.
IEEE Transactions on Aerospace and Electronic Systems, Apr 1, 2016
Due to continued miniaturization, semiconductor-based components used in high-performance digital... more Due to continued miniaturization, semiconductor-based components used in high-performance digital microelectronics are becoming increasingly sensitive to cosmic rays and solar particle events. In the context of high-altitude flight control systems based on fly-by-wire techniques, this may produce sensor noise or affect actuator control signals. Although the consequences so far have been simply reductions in aircraft performance, catastrophic scenarios may be envisioned. In this article, we propose a novel architecture for a fault-tolerant flight control system able to detect and compensate for cosmic ray-induced multiple-bit upsets that affect actuator control signals in modern fly-by-wire avionics systems while assuming that the actuator itself remains healthy. A fault detection and diagnosis procedure was designed using a geometric approach combined with an extended multiple-model adaptive estimation technique. This procedure is able to process multiple faulty actuator-control signals and identify their parameters. The parameters thus obtained are then used with a reconfigurable sliding-mode control to compensate for such errors by mobilizing the remaining actuators' healthy control signals. Lyapunov stability theory is used to analyze the closed-loop system stability. Simulation results using Matlab /Simulink showed the effectiveness of the proposed approach in the case of a system challenged with double faults.
... 1131 SM Kang and Y. Leblebici, CMOS Digital Integrated Circuits: Analysis and Design, McGraw-... more ... 1131 SM Kang and Y. Leblebici, CMOS Digital Integrated Circuits: Analysis and Design, McGraw-Hill, New York ... [16] D. Josephson, M. Storey, and D. Dixon, “Microprocessor IDDQ Testing ... [20] C. Thibeault, “A Novel Probabilistic Approach for IC Diagnosis Based on Differential ...
In this paper, we propose a novel IC diagnosis approach, based on probabilistic differential quie... more In this paper, we propose a novel IC diagnosis approach, based on probabilistic differential quiescent current (IDDQ) signatures. Unlike the previous diagnosis approaches using current, this approach, using the maximum likelihood estimation, provides a solid framework allowing to quantify its robustness with respect to current measurement variations. The differential nature of the signatures allows to treat subthreshold leakage currents as
In this paper, a multi user Multi-Carrier Differential Chaos Shift Keying (MC-DCSK) modulation is... more In this paper, a multi user Multi-Carrier Differential Chaos Shift Keying (MC-DCSK) modulation is presented. The system endeavors to provide a good trade-off between robustness, energy efficiency and high data rate, while still being simple. In this architecture of MC-DCSK system, for each user, chaotic reference sequence is transmitted over a predefined subcarrier frequency. Multiple modulated data streams are transmitted over the remaining subcarriers allocated for each user. This transmitter structure saves energy and increases the spectral efficiency of the conventional DCSK system.
A new fault injection approach targeting the LUTs configuration bits of the Xilinx SRAM-based FPG... more A new fault injection approach targeting the LUTs configuration bits of the Xilinx SRAM-based FPGAs is presented. It allows identifying all the configuration bits used by the LUTs of a specific design to inject Single Event Upsets (SEUs) and Multiple Bit Upsets (MBUs). The identification of the LUTs configuration bits is done by comparing the EBC files of a specific design before and after modifying its XDL file by inverting the LUTs logic functions. The fault injection is ensured by a fault injection macro provided by Xilinx. A Python script is deployed to automate the fault injection procedure. The proposed approach does not require extra tools to identify LUTs configuration bits and offers a 100% of fault coverage and is applicable to new Xilinx FPGA generations.
This paper presents a new and highly efficient approach for the estimation by fault injection of ... more This paper presents a new and highly efficient approach for the estimation by fault injection of the sensitivity to Single Event Upsets of circuits implemented in Xilinx SRAM-based FPGAs. The proposed approach prioritizes fault injection in specific configuration bits subsets defined according to their contents and the type of FPGA resources that they are configuring. The new approach also allows maximizing either the number of critical bits flipped during the injection or the estimation accuracy of the critical bits number. The results show that the new approach outperforms the traditional random fault injection with speed up factors up to two orders of magnitude.
This paper proposes new current signatures for test purposes. It estimates their capabilities in ... more This paper proposes new current signatures for test purposes. It estimates their capabilities in the detection of additional current caused by weak resistive active and passive defects, when used separately and in combination with other current-based test techniques. Estimation results based in part on actual IDDQ measurements show that current-based test technique combinations allow reliable detection of smaller current deltas
The purpose of this paper is to analyze the current behavior of faulty and fault free integrated ... more The purpose of this paper is to analyze the current behavior of faulty and fault free integrated circuits (ICs) and its impact on diagnosis. More specifically, we first show that normal sub-threshold current can be modeled by a Gaussian distribution. Then, we investigate faulty IC current variations caused to the load connected to nodes involved in bridging faults. Finally, we
Polar codes are capacity-achieving error-correcting codes with an explicit construction that can ... more Polar codes are capacity-achieving error-correcting codes with an explicit construction that can be decoded with low-complexity algorithms. In this work, we show how the state-of-the-art low-complexity decoding algorithm can be improved to better accommodate low-rate codes. Dedicated hardware is added to efficiently decode new constituent codes. Also, we use polar code construction alteration to further improve the latency and throughput. A polar decoder for a (1024, 512) code is implemented on two different FPGAs. It has 25% lower latency over the previous work and a coded throughput of 436 Mbps and 638 Mbps on the Xilinx Virtex 6 and Altera Stratix IV FPGAs, respectively.
IEEE Transactions on Aerospace and Electronic Systems, Apr 1, 2016
Due to continued miniaturization, semiconductor-based components used in high-performance digital... more Due to continued miniaturization, semiconductor-based components used in high-performance digital microelectronics are becoming increasingly sensitive to cosmic rays and solar particle events. In the context of high-altitude flight control systems based on fly-by-wire techniques, this may produce sensor noise or affect actuator control signals. Although the consequences so far have been simply reductions in aircraft performance, catastrophic scenarios may be envisioned. In this article, we propose a novel architecture for a fault-tolerant flight control system able to detect and compensate for cosmic ray-induced multiple-bit upsets that affect actuator control signals in modern fly-by-wire avionics systems while assuming that the actuator itself remains healthy. A fault detection and diagnosis procedure was designed using a geometric approach combined with an extended multiple-model adaptive estimation technique. This procedure is able to process multiple faulty actuator-control signals and identify their parameters. The parameters thus obtained are then used with a reconfigurable sliding-mode control to compensate for such errors by mobilizing the remaining actuators' healthy control signals. Lyapunov stability theory is used to analyze the closed-loop system stability. Simulation results using Matlab /Simulink showed the effectiveness of the proposed approach in the case of a system challenged with double faults.
... 1131 SM Kang and Y. Leblebici, CMOS Digital Integrated Circuits: Analysis and Design, McGraw-... more ... 1131 SM Kang and Y. Leblebici, CMOS Digital Integrated Circuits: Analysis and Design, McGraw-Hill, New York ... [16] D. Josephson, M. Storey, and D. Dixon, “Microprocessor IDDQ Testing ... [20] C. Thibeault, “A Novel Probabilistic Approach for IC Diagnosis Based on Differential ...
In this paper, we propose a novel IC diagnosis approach, based on probabilistic differential quie... more In this paper, we propose a novel IC diagnosis approach, based on probabilistic differential quiescent current (IDDQ) signatures. Unlike the previous diagnosis approaches using current, this approach, using the maximum likelihood estimation, provides a solid framework allowing to quantify its robustness with respect to current measurement variations. The differential nature of the signatures allows to treat subthreshold leakage currents as
In this paper, a multi user Multi-Carrier Differential Chaos Shift Keying (MC-DCSK) modulation is... more In this paper, a multi user Multi-Carrier Differential Chaos Shift Keying (MC-DCSK) modulation is presented. The system endeavors to provide a good trade-off between robustness, energy efficiency and high data rate, while still being simple. In this architecture of MC-DCSK system, for each user, chaotic reference sequence is transmitted over a predefined subcarrier frequency. Multiple modulated data streams are transmitted over the remaining subcarriers allocated for each user. This transmitter structure saves energy and increases the spectral efficiency of the conventional DCSK system.
Uploads
Papers by Claude Thibeault