—In modern communication systems the Autonomous modulation and demodulation technique is done usi... more —In modern communication systems the Autonomous modulation and demodulation technique is done using proper signal detection schemes and prominent receiver structure. The implementation of BPSK ,FSK, ASK modulation and demodulation techniques are created in Simulink which is converted into Xilinx core and this further undergoes changes using system generator module. The modulated signals obtained from these simulations are compared with the obtained signals after implementation. The FPGA was programmed with the help of ARM processor to compile the bit files to select the best modulation that has best channel support. The interface is done between the controller(STM32) and FPGA(xc3s500e-256) using JTAG. The XSVF format and synopsis programmed files are stored in the SD-card of the microcontroller. The HyperTerminal displays the output corresponding to the selected modulation. The optimum modulation is selected based on available bandwidth, bit-error-rate and signal to noise ratio. Hence, Among available tools for FPGA design, System Generator is a system-level modeling tool that provides better quality of service, system complexity, power efficiency, bandwidth efficiency and cost effectiveness, more secure, reliable and efficient compared to the analog communication. Keywords: Xilinx, BPSK (Binary phase shift keying), ASK(Amplitude Shift Keying), FSK(Frequency Shift Keying), Simulink, System Generator, FPGA (Field Programmable Gate Array).
In modern communication systems the Autonomous modulation and demodulation technique is done usin... more In modern communication systems the Autonomous modulation and demodulation technique is done using proper signal detection schemes and prominent receiver structure. The implementation of BPSK ,FSK, ASK modulation and demodulation techniques are created in Simulink which is converted into Xilinx core and this further undergoes changes using system generator module. The modulated signals obtained from these simulations are compared with the obtained signals after implementation. The FPGA was programmed with the help of ARM processor to compile the bit files to select the required modulation based on our requirement that has best channel support. The interface is done between the controller and spartran-3e FPGA using JTAG. The XSVF format and synopsis programmed files are stored in the SD-card of the microcontroller. The HyperTerminal displays the output corresponding to the selected modulation. The optimum modulation is selected based on available bandwidth, bit-error-rate and signal to noise ratio. Hence, Among available tools for FPGA design, System Generator is a system-level modeling tool that provides better quality of service, system complexity, power efficiency, bandwidth efficiency and cost effectiveness, more secure, reliable and efficient compared to the analog communication.
In a computer network like Ethernet, digital data is sent one bit at a time, at a very high rate.... more In a computer network like Ethernet, digital data is sent one bit at a time, at a very high rate. Such a movement of data is commonly called a Bit stream. One characteristic is unfortunate, particularly that any one bit in a bit stream looks identical to many other bits. Clearly it is important that a receiver can identify important features in a bit stream. As an example, it is important to identify the beginning and ending of a message. This is the job of special bit sequences called flags.A flag is simply a bit sequence that serves as a marker in the bit stream. To detect a flag in a bit stream a Sequence detector is used. Sequence detection is the act of recognizing a predefined series of inputs.A sequence detector is a sequential circuit which is basically a circuit that can store information between operations. There are two main models for sequential circuits: Mealy and Moore model. A Mealy model circuit the output depends on the inputs and the state of the system, in a Moore model the output of the system only depends on its state. In this project using Clock-gating techniques have been shown to be very effective in the reduction of the switching activity in sequential logic circuits
This project deals with the design and performance analysis of a ring oscillator using CMOS 180 n... more This project deals with the design and performance analysis of a ring oscillator using CMOS 180 nm technology process in Cadence virtuoso environment. The design of optimal Analog and Mixed Signal (AMS) very large scale integrated circuits (VLSI) is a challenging task for the integrated circuit(IC)designer. A Ring Oscillator is an active device which is made up of odd number of NOT gates and whose output oscillates between two voltage levels representing high and low. There are a number of challenges ahead while designing the CMOS Ring Oscillator which are delay, noise and glitches. CMOS is the technology of choice for many applications, CMOS oscillators with low power, phase noise and timing jitter are highly desired. In this project, we have designed a CMOS ring oscillator with nine stages. The researchers were unable to reduce the phase noise in ring oscillators substantially with nine stages. We have successfully reduced the phase noise to -6.4kdBc/Hz at 2GHz centre frequency of oscillation.
This project deals with the design and performance analysis of a ring oscillator using CMOS 180 n... more This project deals with the design and performance analysis of a ring oscillator using CMOS 180 nm technology process in Cadence virtuoso environment. The design of optimal Analog and Mixed Signal (AMS) very large scale integrated circuits (VLSI) is a challenging task for the integrated circuit(IC)designer. A Ring Oscillator is an active device which is made up of odd number of NOT gates and whose output oscillates between two voltage levels representing high and low. There are a number of challenges ahead while designing the CMOS Ring Oscillator which are delay, noise and glitches. CMOS is the technology of choice for many applications, CMOS oscillators with low power, phase noise and timing jitter are highly desired. In this project, we have designed a CMOS ring oscillator with nine stages. The researchers were unable to reduce the phase noise in ring oscillators substantially with nine stages. We have successfully reduced the phase noise to -6.4kdBc/Hz at 2GHz centre frequency of oscillation.
—In modern communication systems the Autonomous modulation and demodulation technique is done usi... more —In modern communication systems the Autonomous modulation and demodulation technique is done using proper signal detection schemes and prominent receiver structure. The implementation of BPSK ,FSK, ASK modulation and demodulation techniques are created in Simulink which is converted into Xilinx core and this further undergoes changes using system generator module. The modulated signals obtained from these simulations are compared with the obtained signals after implementation. The FPGA was programmed with the help of ARM processor to compile the bit files to select the best modulation that has best channel support. The interface is done between the controller(STM32) and FPGA(xc3s500e-256) using JTAG. The XSVF format and synopsis programmed files are stored in the SD-card of the microcontroller. The HyperTerminal displays the output corresponding to the selected modulation. The optimum modulation is selected based on available bandwidth, bit-error-rate and signal to noise ratio. Hence, Among available tools for FPGA design, System Generator is a system-level modeling tool that provides better quality of service, system complexity, power efficiency, bandwidth efficiency and cost effectiveness, more secure, reliable and efficient compared to the analog communication. Keywords: Xilinx, BPSK (Binary phase shift keying), ASK(Amplitude Shift Keying), FSK(Frequency Shift Keying), Simulink, System Generator, FPGA (Field Programmable Gate Array).
In modern communication systems the Autonomous modulation and demodulation technique is done usin... more In modern communication systems the Autonomous modulation and demodulation technique is done using proper signal detection schemes and prominent receiver structure. The implementation of BPSK ,FSK, ASK modulation and demodulation techniques are created in Simulink which is converted into Xilinx core and this further undergoes changes using system generator module. The modulated signals obtained from these simulations are compared with the obtained signals after implementation. The FPGA was programmed with the help of ARM processor to compile the bit files to select the required modulation based on our requirement that has best channel support. The interface is done between the controller and spartran-3e FPGA using JTAG. The XSVF format and synopsis programmed files are stored in the SD-card of the microcontroller. The HyperTerminal displays the output corresponding to the selected modulation. The optimum modulation is selected based on available bandwidth, bit-error-rate and signal to noise ratio. Hence, Among available tools for FPGA design, System Generator is a system-level modeling tool that provides better quality of service, system complexity, power efficiency, bandwidth efficiency and cost effectiveness, more secure, reliable and efficient compared to the analog communication.
In a computer network like Ethernet, digital data is sent one bit at a time, at a very high rate.... more In a computer network like Ethernet, digital data is sent one bit at a time, at a very high rate. Such a movement of data is commonly called a Bit stream. One characteristic is unfortunate, particularly that any one bit in a bit stream looks identical to many other bits. Clearly it is important that a receiver can identify important features in a bit stream. As an example, it is important to identify the beginning and ending of a message. This is the job of special bit sequences called flags.A flag is simply a bit sequence that serves as a marker in the bit stream. To detect a flag in a bit stream a Sequence detector is used. Sequence detection is the act of recognizing a predefined series of inputs.A sequence detector is a sequential circuit which is basically a circuit that can store information between operations. There are two main models for sequential circuits: Mealy and Moore model. A Mealy model circuit the output depends on the inputs and the state of the system, in a Moore model the output of the system only depends on its state. In this project using Clock-gating techniques have been shown to be very effective in the reduction of the switching activity in sequential logic circuits
This project deals with the design and performance analysis of a ring oscillator using CMOS 180 n... more This project deals with the design and performance analysis of a ring oscillator using CMOS 180 nm technology process in Cadence virtuoso environment. The design of optimal Analog and Mixed Signal (AMS) very large scale integrated circuits (VLSI) is a challenging task for the integrated circuit(IC)designer. A Ring Oscillator is an active device which is made up of odd number of NOT gates and whose output oscillates between two voltage levels representing high and low. There are a number of challenges ahead while designing the CMOS Ring Oscillator which are delay, noise and glitches. CMOS is the technology of choice for many applications, CMOS oscillators with low power, phase noise and timing jitter are highly desired. In this project, we have designed a CMOS ring oscillator with nine stages. The researchers were unable to reduce the phase noise in ring oscillators substantially with nine stages. We have successfully reduced the phase noise to -6.4kdBc/Hz at 2GHz centre frequency of oscillation.
This project deals with the design and performance analysis of a ring oscillator using CMOS 180 n... more This project deals with the design and performance analysis of a ring oscillator using CMOS 180 nm technology process in Cadence virtuoso environment. The design of optimal Analog and Mixed Signal (AMS) very large scale integrated circuits (VLSI) is a challenging task for the integrated circuit(IC)designer. A Ring Oscillator is an active device which is made up of odd number of NOT gates and whose output oscillates between two voltage levels representing high and low. There are a number of challenges ahead while designing the CMOS Ring Oscillator which are delay, noise and glitches. CMOS is the technology of choice for many applications, CMOS oscillators with low power, phase noise and timing jitter are highly desired. In this project, we have designed a CMOS ring oscillator with nine stages. The researchers were unable to reduce the phase noise in ring oscillators substantially with nine stages. We have successfully reduced the phase noise to -6.4kdBc/Hz at 2GHz centre frequency of oscillation.
Uploads
CMOS is the technology of choice for many applications, CMOS oscillators with low power, phase noise and timing jitter are highly desired. In this project, we have designed a CMOS ring oscillator with nine stages. The researchers were unable to reduce the phase noise in ring oscillators substantially with nine stages. We have successfully reduced the phase noise to -6.4kdBc/Hz at 2GHz centre frequency of oscillation.
CMOS is the technology of choice for many applications, CMOS oscillators with low power, phase noise and timing jitter are highly desired. In this project, we have designed a CMOS ring oscillator with nine stages. The researchers were unable to reduce the phase noise in ring oscillators substantially with nine stages. We have successfully reduced the phase noise to -6.4kdBc/Hz at 2GHz centre frequency of oscillation.
CMOS is the technology of choice for many applications, CMOS oscillators with low power, phase noise and timing jitter are highly desired. In this project, we have designed a CMOS ring oscillator with nine stages. The researchers were unable to reduce the phase noise in ring oscillators substantially with nine stages. We have successfully reduced the phase noise to -6.4kdBc/Hz at 2GHz centre frequency of oscillation.
CMOS is the technology of choice for many applications, CMOS oscillators with low power, phase noise and timing jitter are highly desired. In this project, we have designed a CMOS ring oscillator with nine stages. The researchers were unable to reduce the phase noise in ring oscillators substantially with nine stages. We have successfully reduced the phase noise to -6.4kdBc/Hz at 2GHz centre frequency of oscillation.