
											SIONS											
LTR						DE	SCRIP	TION						C	ATE (YR-M	D-DA)		A	PPRO	VED	
А	Upda	ate boi	lerplate	e to M	IL-PRF	-3853	5 requ	iiremei	nts. –	LTG					01	1-03-23	3		Tho	omas N	/I. Hes	s
В	Char	nge AC	limits	in tab	le I. –	LTG									01-05-04			Tho	mas N	/I. Hes	s	
С		Add device type 02. Update boilerplate to current MIL-PRF-38535 requirements. – CFS										04	1-07-06	6		Tho	omas N	/I. Hes	s			
D			lerplate	e to cu	Irrent N	/IL-PF	RF-385	535 req	luirem	ents. ·	– CFS				08	8-11-12	2		Tho	omas N	/I. Hes	s
E	Add	case c	utline	Y Pł	HN										09	9-07-28	3		Tho	omas N	/I. Hes	s
F	Upda	ate boi	lerplate	e to cu	Irrent N	/IIL-PF	RF-385	535 req	luirem	ents. ·	- PHN				18	3-07-24	1		Thomas M. Hess			
G	Update boilerplate to MIL-PRF-38535 requirements DRH									23	8-11-21	1		Muha	mmad	A. Ak	bar					
THE ORIGINA			ET OF	- THIS	DRAV	VING	HAS B	<u>BEEN F</u>	REPLA	CED.												
evision Status	s of She	ets			DRAV	VING	HAS B	<u>BEEN F</u>	REPLA	<u>CED.</u>												
evision Status REV	s of She G	ets G	G	G		VING	HAS B		REPLA	CED.												
evision Status REV SHEET	s of She G 45	ets G 46	G 47	G 48							6	6	G	6	6	6	6	G				
evision Status REV BHEET REV	s of She G	ets G	G	G	G 27	VING I G 28	HAS B G 29	BEEN F	G 31	G 32	G 33	G 34	G 35	G 36	G 37	G 38	G 39	G 40	G 41	G 42	G 43	
evision Status REV GHEET REV GHEET	s of She G 45 G	ets G 46 G	G 47 G	G 48 G	G	G	G	G	G	G	-	-		_	_	_			G	G	G	
evision Status REV SHEET REV SHEET REV	s of She G 45 G 23	G 46 G 24	G 47 G 25	G 48 G 26	G 27	G 28	G 29	G 30	G 31	G 32	33	34	35	36	37	38	39	40	G 41	G 42	G 43	
evision Status REV HEET REV SHEET REV SHEET	s of She G 45 G 23 G	G 46 G 24 G	G 47 G 25 G	G 48 G 26 G	G 27 G 5	G 28 G 6	G 29 G 7	G 30 G 8	G 31 G	G 32 G	33 G	34 G	35 G	36 G	37 G	38 G	39 G	40 G	G 41 G	G 42 G	G 43 G	4
evision Status REV SHEET REV SHEET PMIC N/A ST MIC N/A	G G 45 G 23 G 1 TAND ROCI DRAW	G 46 G 24 G 2 ARC RCL VING	G 47 G 25 G 3 J	G 48 G 26 G 4	G 27 G 5 PRI CHI	G 28 G 6 EPARI L ECKE Th PROV	G 29 G 7 ED BY aarry T D BY D BY D BY D D BY	G 30 G 8 . Gaud . Gaud	G 31 G 9 ler /en	G 32 G 10	33 G 11	34 G 12	35 G 13 C https CIRC	36 G 14 DLA OLUI :://wv	37 G 15 LAN WBU3 WBU3	38 G 16 D AN S, OH a.mil	39 G 17 ID M IIO 4 //Lan	40 G 18 ARIT 43218 danc DATI	G 41 G 19	G 42 G 20 0 time	G 43 G 21	
evision Status REV SHEET REV SHEET REV SHEET PMIC N/A ST MIC DR THIS DRA FOR USE B	G G 45 G 23 G 1 TAND ROCI DRAW	ARCU ACCU ACCU ACCU ACCU ACCU ACCU ACCU	G 47 G 25 G 3 J IIT	G 48 G 26 G 4	G 27 5 PRI CHI API	G 28 6 EPARI L ECKE Th PROV Mc	G 29 G 7 ED BY arry T D BY banh V ED BY ponica L G APP	G 30 6 8 . Gaud 7. Nguy 7. Nguy 7. Poell PROVA 03-03	G 31 G 9 ler /en	G 32 G 10	33 G 11 MIC DIG	34 G 12 ROC ITAL CON	35 G 13 C https CIRC SIG	36 G 14 DLA OLUI :://wv	37 G 15 WBU3 WW.d DIGI PRC	38 G 16 D AN S, OH a.mil	39 G 17 ID M IIO 4 //Lan	40 G 18 ARIT 43218 danc DATI	G 41 G 19 IME 8-399 Mari NG-F	G 42 G 20 0 time	G 43 G 21	

1.	SCOPE

1.1 Scope. This drawing documents two product assurance class levels consisting of high reliability (device classes Q) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN.

1.2 PIN. The PIN is as shown in the following example:




1.3 Absolute maximum ratings. 1/ 2/

Supply voltage range (CV _{DD})	0.3 V dc to +2.3 V dc
Supply voltage range (DV _{DD})	0.3 V dc to +4.0 V dc
Input voltage range (ViN)	0.3 V dc to +4.0 V dc
Output voltage range (Vour)	0.3 V dc to +4.0 V dc
Storage temperature range	55°C to +150°C
Maximum junction temperature (T _J)	+119°C at 140 MHz
Thermal resistance, junction-to-case (θJC)	3°C/W
Solder ball reflow condition (Peak temperature)	+220°C ±10°C

1.4 <u>Recommended operating conditions</u>. <u>3/</u>

$\begin{array}{l} Supply \mbox{ voltage range } (CV_{DD}) &\\ Supply \mbox{ voltage range } (DV_{DD}) &\\ Supply \mbox{ ground } (V_{SS}) &\\ High \mbox{ level input voltage } (V_{IH}) &\\ Low \mbox{ level input voltage } (V_{IL}) &\\ High \mbox{ level output current } (I_{OH}) &\\ Low \mbox{ level output current } (I_{OL}) &\\ \end{array}$	
Case operating temperature range (T _C): Device type 01 Device type 02	



2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at https://quicksearch.dla.mil/.)

2.2 <u>Non-Government publications</u>. The following documents form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS (IEEE)

IEEE 1149.1 - Standard Test Access Port and Boundary Scan Architecture.

(Copies of these documents are available online at https://www.ieee.org/.)

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V.

3.2.1 <u>Case outline(s)</u>. The case outline(s) shall be in accordance with 1.2.4 herein and figure 2.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 3.

3.2.3 Block diagram(s). The block diagram(s) shall be as specified on figure 4.

3.2.4 Boundary scan instruction codes. The boundary scan instruction codes shall be as specified on figure 5.

3.2.5 <u>Timing waveforms</u>. The timing waveforms shall be as specified on figure 6.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98661
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 4

3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.

3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535.

3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535.

3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). The certificate of compliance submitted to DLA Land and Maritime -VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 shall be provided with each lot of microcircuits delivered to this drawing.

3.8 <u>IEEE 1149.1 compliance</u>. These devices shall be compliant to IEEE 1149.1.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98661
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 5

		TABLE I. Electrical performanc	e characteristics.				
Test	Symbol	Conditions <u>1/</u>	Group A subgroups	Device type	Lim	Unit	
		unless otherwise specified	-		Min	Max	
Low level output voltage	Vol <u>2</u> /	DV _{DD} = 3.14 V I _{OL} = 12 mA	1, 2, 3	All		0.6	V
High level output voltage	V _{он} <u>2</u> /	DV _{DD} = 3.14 V Іон = -12 mA	1, 2, 3	All	2.4		V
Input current	l _{IN} <u>3/2/</u>	V _{IN} = V _{SS} to DV _{DD}	1, 2, 3	All		±10	μA
Off-state output leakage current	I _{OZH} , Iozl 2/	V _{OUT} = DV _{DD} or 0 V	1, 2, 3	All		±10	μΑ
Input capacitance	CIN	f = 1 MHz at 0 V See 4.4.1b	4	All	10	15	pF
Output capacitance	Соит	f = 1 MHz at 0 V See 4.4.1b	4	All	10	15	pF
Functional tests	<u>2</u> /	CV _{DD} = 1.81 V to 1.99 V DV _{DD} = 3.14 V to 3.46 V See 4.4.1c	7,8	All			

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98661
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 6

		TABLE I. Electrical performance chara	acteristics - Cont	inued.			
Test	Symbol	Conditions	Group A	Device	Lim	its	Unit
		<u>1/</u> unless otherwise specified	subgroups	type	Min	Max	-
CLKIN TIMINGS 4/	I						
Cycle time, CLKIN	1 2/	See figure 5, CLKMODE=x4	9, 10, 11	All	28.4		ns
	_	See figure 5, CLKMODE=x1			7.1		ns
Pulse duration, CLKIN	2	See figure 5, CLKMODE=x4	9, 10, 11	All	0.4C		ns
high		See figure 5, CLKMODE=x1			0.45C		ns
Pulse duration, CLKIN	3	See figure 5, CLKMODE=x4	9, 10, 11	All	0.4C		ns
low		See figure 5, CLKMODE=x1			0.45C		ns
Transition time, CLKIN	4	See figure 5, CLKMODE=x4	9, 10, 11	All	-	5.0	ns
		See figure 5, CLKMODE=x1			-	0.6	ns
CLKOUT1 TIMINGS	5/			•			
Cycle time, CLKOUT1	1	See figure 5, CLKMODE=x4	9, 10, 11	All	P – 0.7	P + 0.7	ns
		See figure 5, CLKMODE=x1			P – 0.7	P + 0.7	ns
Pulse duration, CLKOUT1 high	2	See figure 5, CLKMODE=x4	9, 10, 11	All	(P/2) - 0.5	(P/2) + 0.5	ns
OEROOTTIIIgh		See figure 5, CLKMODE=x1			PH	PH	ns
					- 0.5	+ 0.5	
Pulse duration, CLKOUT1 low	3	See figure 5, CLKMODE=x4	9, 10, 11	All	(P/2) - 0.5	(P/2) + 0.5	ns
		See figure 5, CLKMODE=x1			PL	PL	ns
					- 0.5	+ 0.5	
Transition time,	4	See figure 5, CLKMODE=x4	9, 10, 11	All		0.6	ns
CLKOUT1		See figure 5, CLKMODE=x1				0.6	ns
CLKOUT2 TIMINGS	5/			•			
Cycle time,	1	See figure 5	9, 10, 11	All	2P	2P	ns
ČLKOUT2					- 0.7	+ 0.7	
Pulse duration, CLKOUT2 high	2	-	9, 10, 11	All	P – 0.7	P + 0.7	ns
Pulse duration, CLKOUT2 low	3		9, 10, 11	All	P – 0.7	P + 0.7	ns
Transition time, CLKOUT2	4		9, 10, 11	All		0.6	ns

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98661
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 7

		TABLE I.	Electrical performance	character	<u>istics</u> - Conti	nued.			
Test	Symbol		Conditions 1/		Group A subgroups	Device type	Lim	its	Unit
		un	less otherwise specified	d	3. e spo	-78-5	Min	Max	1
SSCLK, SDCLK, and Cl	KOUT2 t	o CLKOUT	1 <u>5</u> /						
Delay time, CLKOUT1 edge to SSCLK edge	1 <u>2</u> /	See figure	5		9, 10, 11	All	-0.8	3.4	ns
Delay time, CLKOUT1 edge to SSCLK edge (1/2 clock rate)	2 <u>2</u> /				9, 10, 11	All	-1.0	3.0	ns
Delay time, CLKOUT1 edge to CLKOUT2 edge	3 <u>2</u> /				9, 10, 11	All	-1.5	2.5	ns
Delay time, CLKOUT1 edge to SDCLK edge	4 <u>2</u> /				9, 10, 11	All	-1.5	1.9	ns
ASYNCHRONOUS MEN	MORY RE	AD and WF	RITE TIMING <u>6</u> / <u>7</u> /						
Delay time, CLKOUT1 high to CEx valid	1 <u>2</u> /	See figure	5		9, 10, 11	All	-1.0	4.5	ns
high to BEx valid	2 <u>2</u> /				9, 10, 11	All		4.5	ns
Delay time, CLKOUT1 high to BEx invalid	3 <u>2</u> /				9, 10, 11	All	-1.0		ns
high to EAx valid	4 <u>2</u> /				9, 10, 11	All		4.5	ns
high to EAx invalid	5 <u>2</u> /	_			9, 10, 11	All	-1.0		ns
Setup time, read EDx valid before CLKOUT1 high	6 <u>2</u> /				9, 10, 11	All	4.8		ns
Hold time, read EDx valid after CLKOUT1 high	7 <u>2</u> /				9, 10, 11	All	1.5		ns
Delay time, CLKOUT1 high to AOE valid	8 <u>2</u> /				9, 10, 11	All	-1.0	4.5	ns
Delay time, CLKOUT1 high to ARE valid	9 <u>2</u> /				9, 10, 11	All	-1.0	4.5	ns
Setup time, ARDY valid before CLKOUT1 high	10 <u>2</u> /				9, 10, 11	All	3.5		ns
Hold time, ARDY valid after CLKOUT1 high	11 <u>2</u> /				9, 10, 11	All	1.5		ns
Delay time, CLKOUT1 high to EDx valid	12 <u>2</u> /				9, 10, 11	All		4.5	ns
Delay time, CLKOUT1 high to EDx invalid	13 <u>2</u> /				9, 10, 11	All	-1.0		ns
Delay time, CLKOUT1 high to AWE valid	14 <u>2</u> /				9, 10, 11	All	-1.0	4.5	ns
See footnotes at end of	table.								
STANDA MICROCIRCUIT		ING	SIZE A				59	962-9866	1
DLA LAND AND COLUMBUS, OHIO				R	EVISION LEVE	E		sheet 8	

			TABLE I. <u>I</u>	Electrical performance	e characte	<u>ristics</u> - Conti	nued.			
Test	S	ymbol		Conditions <u>1</u> /		Group A subgroups	Device type	Limi	ts	Unit
			unl	ess otherwise specifie	ed		-71	Min	Max	
SBSRAM READ and W	RIT	ΕΤΙΜΙ	NG (Full-Ra	ate SSCLK) <u>8</u> /						•
Output setup time,	1	<u>2</u> /	See figure	5		9, 10, 11	All	0.5P-1.5		ns
CEx valid before										
SSCLK high		0/						0.55.0.5		
Output hold time,	2	<u>2</u> /				9, 10, 11	All	0.5P-2.5		ns
CEx valid after SSCLK high										
Output setup time,	3	<u>2</u> /	-			9, 10, 11	All	0.5P-1.6		ns
BEx valid before		-								
SSCLK high			_							
Output hold time,	4	<u>2</u> /				9, 10, 11	All	0.5P-2.5		ns
BEx invalid after SSCLK high										
Output setup time,	5	<u>2</u> /				9, 10, 11	All	0.5P-1.7		ns
EAx valid before		-				-, -, -,				
SSCLK high	_	<u>.</u>	-							
Output hold time, EAx invalid after SSCLK	6	<u>2</u> /				9, 10, 11	All	0.5P-2.5		ns
high										
Setup time, read EDx	7	<u>2</u> /			·	9, 10, 11	All	2.6		ns
valid before SSCLK										
high Hold time, read EDx	8	<u>2</u> /				9, 10, 11	All	1.5		nc
valid after SSCLK	0	<u> </u>				9, 10, 11	All	1.5		ns
high										
Output setup time,	9	<u>2</u> /				9, 10, 11	All	0.5P-1.5		ns
SSADS valid before										
SSCLK high Output hold time,	10	<u>2</u> /	-			9, 10, 11	All	0.5P-2.5		ns
SSADS valid after	10	<u>2</u> /				9, 10, 11		0.51 -2.5		115
SSCLK high										
Output setup time,	11	<u>2</u> /				9, 10, 11	All	0.5P-1.5		ns
SSOE valid before										
SSCLK high	10	<u>2</u> /				9, 10, 11	All	0.5P-2.5		
Output hold time, SSOE valid after	' ²	<u>~</u> /				ฮ, IU, II	All	0.36-2.3		ns
SSCLK high										
Output setup time,	13	<u>2</u> /	1			9, 10, 11	All	0.5P-1.5		ns
EDx valid before										
SSCLK high Output hold time, EDx	14	<u>2</u> /	-			9, 10, 11	All	0.5P-2.5		ns
invalid after SSCLK	'-	<u> </u>				0, 10, 11	7.01	0.01 -2.0		15
high			-							
Output setup time,	15	<u>2</u> /				9, 10, 11	All	0.5P-1.5		ns
SSWE valid before SSCLK high										
Output hold time,	16	2/	-			9, 10, 11	All	0.5P-2.5		ns
SSWE valid after		-				-,,				
SSCLK high										
See footnotes at end of	tabl	e.								
STAND				SIZE				59	62-9866	1
MICROCIRCUIT				Α				2.		
					F	REVISION LEVE	EL			
COLUMBUS, OHI	043	5218-3	990			G		:	SHEET 9	
					•	-				

			TABLE I. Electrical performance	character	<u>istics</u> - Conti	nued.					
Test	Sym	bol	Conditions <u>1</u> /		Group A subgroups	Device type	Limi	ts	Unit		
			unless otherwise specified	d	•••		Min	Max			
SBSRAM READ and W	RITE 1	ΓΙΜΙ	ING (Half-Rate SSCLK) <u>9</u> /								
Output setup time,	1 <u>2</u> /	/	See figure 5		9, 10, 11	All	1.5P-5.5		ns		
CEx valid before											
SSCLK high				_							
Output hold time,	2 <u>2</u> /				9, 10, 11	All	0.5P-2.3		ns		
CEx valid after											
SSCLK high Output setup time,	3 <u>2</u> /	1	-	_	9, 10, 11	All	1.5P-5.5		ns		
$\overline{\text{BEx}}$ valid before	0 2				5, 10, 11	7.11	1.01 -0.0		115		
SSCLK high											
Output hold time,	4 <u>2</u> /	/			9, 10, 11	All	0.5P-2.3		ns		
BEx invalid after											
SSCLK high				_							
Output setup time, EAx valid before	5 <u>2</u> /	1			9, 10, 11	All	1.5P-5.5		ns		
SSCLK high											
Output hold time,	6 <u>2</u> /	/	-		9, 10, 11	All	0.5P-2.3		ns		
EAx invalid after											
SSCLK high		,	_	_							
Setup time, read EDx valid before	7 <u>2</u> /				9, 10, 11	All	3.8		ns		
SSCLK high											
Hold time, read	8 <u>2</u> /	/			9, 10, 11	All	1.5		ns		
EDx valid after											
SSCLK high				_							
Output setup time,	9 <u>2</u> /				9, 10, 11	All	1.5P-5.5		ns		
SSADS valid before SSCLK high											
Output hold time,	10 2	<u>2</u> /	-	_	9, 10,11	All	0.5P-2.3		ns		
SSADS valid after	10 2	<u> </u>			0, 10,11	7.01	0.01 2.0		110		
SSCLK high											
Output setup time,	11 2	<u>2</u> /			9,10, 11	All	1.5P-5.5		ns		
SSOE valid before											
SSCLK high	10	<u>.</u>	-	_		A 11					
Output hold time, $\overline{0005}$ walls after	12 2	<u> </u>			9, 10, 11	All	0.5P-2.3		ns		
SSOE valid after SSCLK high											
Output setup time,	13 2	2/	1	ŀ	9, 10, 11	All	1.5P-5.5		ns		
EDx valid before		_			-, - - , ••						
SSCLK high			4	Ļ							
Output hold time,	14 <u>2</u>	<u>2</u> /			9, 10, 11	All	0.5P-2.3		ns		
EDx invalid after SSCLK high											
Output setup time,	15 2	2/	1	F	9, 10, 11	All	1.5P-5.5		ns		
SSWE valid before		_			, -,						
SSCLK high											
Output hold time,	16 <u>2</u>	<u>2</u> /		Γ	9, 10, 11	All	0.5P-2.3		ns		
SSWE valid after											
SSCLK high See footnote at end of ta	abla								<u> </u>		
	aule.										
STAND							59	62-9866	1		
MICROCIRCUIT											
				R	EVISION LEVE	L					
COLUMBUS, OHI	J 4321	10-3			G		S	HEET 10			
				ī							

TABLE I. <u>Electrical performance characteristics</u> - Continued.											
Test	Syn	nbol	Conditions <u>1</u> /		Group A subgroups	Device type	Limi	ts	Unit		
			unless otherwise specifie	d	oubgroupo	type	Min	Max			
SYNCHRONOUS DRA		IING	<u>9</u> /								
Output setup time,	1 2	2/	See figure 5		9, 10, 11	All	1.5P-5.0		ns		
CEx valid before											
SDCLK high	0.0		-	-	0 10 11		0.50.4.0				
Output hold time,	2 <u>2</u>	<u>'</u> /			9, 10, 11	All	0.5P-1.9		ns		
CEx valid after SDCLK high											
Output setup time	3 2	2/	-	-	9, 10, 11	All	1.5P-5.0		ns		
BEx valid before		-			-, -, -,						
SDCLK high											
Output hold time,	4 <u>2</u>	<u>2/</u>			9, 10, 11	All	0.5P-1.9		ns		
BEx invalid after											
SDCLK high Output setup time,	5 <u>2</u>)	4	ŀ	9, 10, 11	All	1.5P-5.0		ns		
EAx valid before	Ĭ	-			0, 10, 11	7 11	1.01 -0.0		13		
SDCLK high			1								
Output hold time,	6 <u>2</u>	<u>2/</u>			9, 10, 11	All	0.5P-1.9		ns		
EAx invalid after SDCLK high											
Setup time, read	7 2	2/	-		9, 10, 11	All	2.0		ns		
EDx valid before		-			-, -,						
SDCLK high			_	-	0.40.44						
Hold time, read EDx valid after	8 <u>2</u>	2/			9, 10, 11	All	3.0		ns		
SDCLK high											
Output setup time,	9 2	2/		F	9, 10, 11	All	1.5P-5.0		ns		
SDCAS valid before											
SDCLK high	40	0/	-	-	0 10 11		0.50.4.0				
Output hold time,	10	<u>2</u> /			9, 10, 11	All	0.5P-1.9		ns		
SDCAS valid after SDCLK high											
Output setup time,	11	2/	1	-	9, 10, 11	All	1.5P-5.0		ns		
EDx valid before		_									
SDCLK high	40	0/	_	-	0 40 44		0.55.4.0				
Output hold time, EDx invalid after	12	<u>2</u> /			9, 10, 11	All	0.5P-1.9		ns		
SDCLK high											
Output setup time,	13	<u>2</u> /	1	ľ	9, 10, 11	All	1.5P-5.0		ns		
SDWE valid before											
DCLK high	14	2/	4	ŀ	0 10 11	ΛU					
Output hold time, SDWE valid after	14	<u>∠</u> /			9, 10, 11	All	0.5P-1.9		ns		
SDWE valid alter											
Output setup time,	15	<u>2</u> /	1	ŀ	9, 10, 11	All	1.5P-5.0		ns		
SDA10 valid before											
SDCLK high Output hold time,	16	2/	4	ŀ	9, 10, 11	All	0.5P-1.9		ns		
SDA10 invalid after	10	<u>4</u>			ə, iu, ii	A11	0.06-1.9		115		
SDCLK high											
See footnote at end of t	able.										
			1			-					
STAND	٩RD		SIZE						4		
MICROCIRCUIT							59	62-9866	I		
DLA LAND AND											
COLUMBUS, OHI				G REVISION LEVEL SHEET 11							
DSCC FORM 2234					9						

TABLE I. Electrical performance characteristics - Continued.											
Test	Symbol		Conditions 1/		Group A subgroups	Device type	Limi	ts	Unit		
			ess otherwise specifie	d	5 1	51	Min	Max			
SYNCHRONOUS DRAI											
Output setup time, SDRAS valid before	17 <u>2</u> /	See figure	5		9, 10, 11	All	1.5P-5.0		ns		
SDCLK high Output hold time, SDRAS valid after SDCLK high	18 <u>2</u> /			-	9, 10, 11	All	0.5P-1.9		ns		
HOLD/HOLDA TIMING	<u>10/ 11/</u>	1		L		1	LL				
Setup time, HOLD high before CLKOUT1 high	1 <u>2</u> /	See figure	5		9, 10, 11	All	5.0		ns		
Hold time, HOLD low after CLKOUT1 high	2 <u>2</u> /			-	9, 10, 11	All	2.0		ns		
Response time, HOLD low to EMIF Bus high impedance	3 <u>2</u> /			-	9, 10, 11	All	4P		ns		
Response time, EMIF Bus high impedance to HOLDA low	4 <u>2</u> /			-	9, 10, 11	All		2P	ns		
Response time, HOLD high to HOLDA high	5 <u>2</u> /			-	9, 10, 11	All	4P	7P	ns		
Delay time, CLKOUT1 high to HOLDA valid	6 <u>2</u> /			-	9, 10, 11	All	1.0	8.0	ns		
Delay time, CLKOUT1 high to EMIF Bus high impedance	7			-	9, 10, 11	All	1.0	8.0	ns		
Delay time, CLKOUT1 high to EMIF Bus low impedance	8			-	9, 10, 11	All	1.0	12.0	ns		
Response time, HOLD high to EMIF	9 <u>2</u> /			-	9, 10, 11	All	3P	6P	ns		
Bus low impedance											
See footnotes at end of	table.										
STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990			SIZE A		5962-98661				1		
				F	REVISION LEVEL SHEET 12			HEET 12			

		TABLE I. <u>E</u>	Electrical performance ch	aracteristics - Con	tinued.			
Test	Symbol		Conditions <u>1</u> /	Group A subgroups	Device type	Lin	nits	Unit
		unle	ss otherwise specified	0	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Min	Max	
RESET TIMING				·				
Width of the	1	See figure	5	9, 10, 11	All	10		CLKOUT1
RESET pulse								cycles
(PLL stable) <u>12</u> /	_				-	050		
Width of the						250		μs
RESET pulse (PLL needs to sync up) <u>13</u> /								
Response time to	2	_		9, 10, 11	All	1		CLKOUT1
change of value in				-,,		-		cycles
RESET signal								eyelee
Delay time, CLKOUT1	3			9, 10, 11	All	-1.0		ns
high to CLKOUT2								
invalid Delay time, CLKOUT1	4	_		9, 10, 11	All		10	ns
high to CLKOUT2				0, 10, 11	/			110
valid								
Delay time, CLKOUT1	5			9, 10, 11	All	-1.0		ns
high to SDCLK invalid								
Delay time, CLKOUT1	6	_		9, 10, 11	All		10	ns
high to SDCLK valid								
Delay time, CLKOUT1	7			9, 10, 11	All	-1.0		ns
high to SSCLK invalid								
Delay time, CLKOUT1	8			9, 10, 11	All		10	ns
high to SSCLK valid	•			0, 10, 11				
Delay time, CLKOUT1	9			9, 10, 11	All	-1.0		ns
high to low group invalid								
Delay time, CLKOUT1	10	_		9, 10, 11	All		10	ns
high to low group	10			0, 10, 11	/			110
valid								
Delay time, CLKOUT1	11			9, 10, 11	All	-1.0		ns
high to high group invalid								
Delay time, CLKOUT1	12	_		9, 10, 11	All		10	ns
high to high group								
	10	_		0 40 44	A 11	1.0		
Delay time, CLKOUT1 high to Z group high	13			9, 10, 11	All	-1.0		ns
impedance								
Delay time, CLKOUT1	14			9, 10, 11	All		10	ns
high to Z group valid See footnotes at end of	tabla							
See lootilotes at end of	lable.							
STAND			SIZE				5962-98	3661
MICROCIRCUI			Α					
DLA LAND AND COLUMBUS, OHI					ΈL		SHEET	13

SHEET 13

G

1/ 1/2 subgroups type Mn Max INTERRUPT TIMING 14/ 15/ 16/ Mn Max Response time, EXT_INTX high to LACK high 1 2/ See figure 5 9.10.11 All 9P nrs pulse low Width of the interrupt pulse low 9.10.11 All 2P nrs pulse low 9.10.11 All 2P nrs 9.10.11 All 2P nrs pulse low Width of the interrupt pulse low 9.10.11 All 4P nrs 9.10.11 All 2P nrs Delay time, CLKOUT2 2 P nrs 9.10.11 All 40.5P nrs HOST-PORT INTERFACE (HPI) READ and WRITE TIMING 12/ 19/ 20/ 21/ P P nrs Setup time, select 1 2/ See figure 5 9.10.11 All 4.0 nrs Pulse duration 4 1 2 1 2 nrs <t< th=""><th></th><th></th><th>TABLE I.</th><th>Electrical performance</th><th>characte</th><th>eristics - Con</th><th>tinued.</th><th></th><th></th><th></th></t<>			TABLE I.	Electrical performance	characte	eristics - Con	tinued.				
unless otherwise specified Min Max INTERRUPT TIMING 14/ 15/ 15/ Response time, EXT, INTX high to LACK high Vidth of the interrupt 2 Vidt AdX K vidt 9, 10, 11 All 9P nrs Ubles high Vidth of the interrupt 2 9, 10, 11 All 2P nrs Ubles high Vidth of the interrupt 3 9, 10, 11 All 2P nrs Delay time, CLKOUT2 4 2/ 9, 10, 11 All 2P nrs Delay time, CLKOUT2 2 9, 10, 11 All -0.5P nrs Delay time, CLKOUT2 2/ 9, 10, 11 All -0.5P nrs Delay time, CLKOUT2 2/ 9, 10, 11 All -0.5P nrs Delay time, CLKOUT2 2/ See figure 5 9, 10, 11 All -0.5P nrs Stup time, select 1 2/ See figure 5 9, 10, 11 All 2.0 nrs HOST NOBE low P 9, 10, 11 All 2.0 n	Test	Symbol						Lin	nits	Unit	
Response time. EXT. INTS high to IACK high With of the interrupt Delay line. UKIKO IT the interrupt Delay line. Delay line. Del			unle		t	0 1	,	Min	Max		
EXT, INTX high to LACK high Image high back high <thimage high<="" th=""> Image high ba</thimage>											
Width of the interrupt 2 pulse low Width of the interrupt 3 9, 10, 11 All 2P ns Delay time, CLKOUT2 4 2/ 0 ns 9, 10, 11 All 2P ns Delay time, CLKOUT2 5 2/ 0 0 10/	EXT_INTx high to	1 <u>2</u> /	See figure	5		9, 10, 11	All	9P		ns	
Width of the interrupt 3 pulse high bots of JACK valid. 9 10.11 All 2P ns Delay time, CLKOUT2 5 2/ 0/ 0.10.11 All -0.5P 13-0.5P ns Delay time, CLKOUT2 5 2/ 0/ 0.10.11 All -0.5P ns Delay time, CLKOUT2 6 2/ 0/ 0.10.11 All -0.5P ns Delay time, CLKOUT2 6 2/ 0/ 0.10.11 All -0.5P ns Polse to INUMX valid 100.05P ns 9.10.11 All -0.5P ns HOST-PORT INTERFACE (HPI) READ and WRITE TIMING 12/ 19/ 20/ 21/ Standal date HSTROBE low 1 2/ See figure 5 9.10.11 All 2.0 ns Pulse duration 4 9.10.11 All 2.0 ns Pulse duration 4 9.10.11 All 1.0 12.0 ns Pulse duration 6	Width of the interrupt	2			-	9, 10, 11	All	2P		ns	
Delay time, CLKOUT2 4 2/ low to IACK valid. 9, 10, 11 All -0.5P 13-0.5P ns Delay time, CLKOUT2 5 2/ 9, 10, 11 All -0.5P 13-0.5P ns Iow to INUMX valid 9, 10, 11 All -0.5P ns ns 10-0.5P ns HOST-PORT INTERFACE (HPI) READ and WRITE TIMING 17/ 19/ 9/ 20/ 21/ Setup time, select 2 2/ Sete figure 5 9, 10, 11 All 4.0 ns HSTROBE low 1 2/ Sete figure 5 9, 10, 11 All 2.0 ns Pulse duration 4 9, 10, 11 All 2.0 ns Pulse duration 4 9, 10, 11 All 2.0 ns Delay time, 5 2/ 9, 10, 11 All 1.0 12.0 ns Delay time, 6 2/ 9, 10, 11 All 1.0 12.0 ns Delay time,<	Width of the interrupt	3				9, 10, 11	All	2P		ns	
Low to INUMX valid -	Delay time, CLKOUT2 low to IACK valid.	_						-0.5P	13-0.5P	ns	
Iowito INUMX invalid	low to INUMx valid	—							10-0.5P	ns	
Setup time, select signals valid before HSTROBE low 1 2/ signals valid before HSTROBE low See figure 5 9, 10, 11 All 4.0 ns HSTROBE low 9, 10, 11 All 2.0 ns Pulse duration 3 9, 10, 11 All 2.0 ns HSTROBE low 9, 10, 11 All 2.0 ns Pulse duration 3 9, 10, 11 All 2.0 ns HSTROBE low 9, 10, 11 All 2.0 ns Pulse duration 4 9, 10, 11 All 2.0 ns HSTROBE low 9, 10, 11 All 2.0 ns Delay time, HCS to HRDY 5 2/ 9, 10, 11 All 1.0 12.0 ns Delay time, HD low impedance after HSTROBE low for an HPI read 9, 10, 11 All 1.0 12.0 ns 9, 10, 11 All 9, 10, 11 All 4.0 ns Setup time, select signals valid before HAS low 9, 10, 11 All P-3 P+3 ns See footnotes at end of table. Size 9, 10, 11 All 4.0 ns	low to INUMx invalid	_				9, 10, 11	All	-0.5P		ns	
signals valid before HSTROBE low Image: Constraint of the select signals valid after HSTROBE low Image: Constraint of the select signals valid after Image: Constraint of the select signals valid before Image: Constraint of the select select of the select select of the select					<u>18/ 19</u> /						
Hold time, select signals valid after HSTROBE low 2 2/ Pulse duration HSTROBE low 3 Pulse duration HSTROBE low 4 Pulse duration HSTROBE low to HRDY Delay time, HSTROBE low to HRDY high 5 2/ 0utput hold time, HD low impedance after HSTROBE low for an HPI read Delay time, HD valid Betup time, select signals valid before HAS low 7 9 10 11 All 4.0 ns 9 10 11 All 9 10 11 All 1.0 12.0 ns 9 10 11 All 3.0 12.0 ns See footnotes at end of table	signals valid before	1 <u>2</u> /	See figure	5		9, 10, 11	All	4.0		ns	
Pulse duration 3 HSTROBE low 9, 10, 11 All 2P ns Pulse duration 4 9, 10, 11 All 2P ns Pulse duration 4 9, 10, 11 All 2P ns Delay time, 5 2/ 9, 10, 11 All 10 12.0 ns Delay time, 6 2/ 9, 10, 11 All 1.0 12.0 ns HSTROBE low to HSTROBE low to 9, 10, 11 All 1.0 12.0 ns HSTROBE low to HSTROBE low to 9, 10, 11 All 1.0 12.0 ns IstroBe low tor an HPI read 9, 10, 11 All 4.0 ns Delay time, HD valid 8 9, 10, 11 All P-3 P+3 ns Not up to hold time, HD 9 2/ 9, 10, 11 All 9, 10, 11 All 4.0 ns Not up to hold time, Select 10 2/ 9, 10, 11 All 4.0 ns signals valid before HAS Now See foo	Hold time, select signals valid after	2 <u>2</u> /				9, 10, 11	All	2.0		ns	
Pulse duration 4 HSTROBE high 9, 10, 11 All 2P ns between consecutive 9, 10, 11 All 2P ns Delay time, 5 2/ 9, 10, 11 All 1.0 12.0 ns Delay time, 6 2/ 9, 10, 11 All 1.0 12.0 ns MESTROBE low to HENPY high 0 0.11 All 1.0 12.0 ns Output hold time, HD 7 0.11 All 4.0 ns Delay time, HD valid 8 4 9, 10, 11 All P-3 P+3 ns Delay time, HD valid 8 4 9, 10, 11 All P-3 P+3 ns Use the time, HD valid 8 9, 10, 11 All P-3 P+3 ns Signals valid before 10 2/ 9, 10, 11 All 4.0 ns HAS low See footnotes at end of table. SiZE 5962-98661 5962-98661	Pulse duration	3			-	9, 10, 11	All	2P		ns	
Delay time, HCS to HRDY52/Delay time, HSTROBE low to HRDY high62/Output hold time, HD low impedance after HSTROBE low for an HPI read7Delay time, HD valid HRDY low8Output hold time, HD valid after HSTROBE high92/910, 11AllP-3P+3ns9, 10, 11AllP-3P+3P+3ns9, 10, 11AllP-3P+3P-3P+3No9Output hold time, HD valid after HSTROBE high9Setup time, select signals valid before HAS low10See footnotes at end of table.SiZE AStanDARD MICROCIRCUIT DRAWINGSiZE A	Pulse duration HSTROBE high	4	•		-	9, 10, 11	All	2P		ns	
Delay time, HSTROBE low to HRDV high 6 2/ Output hold time, HD 7 Output hold time, HD 7 Iow impedance after 9, 10, 11 All 4.0 ns HSTROBE low for an HPI read 9, 10, 11 All 4.0 ns Output hold time, HD 9, 10, 11 All P-3 P+3 ns Output hold time, HD 9 2/ 9, 10, 11 All P-3 P+3 ns Valid after HSTROBE high 9 10 2/ 9, 10, 11 All 3.0 12.0 ns Setup time, select signals valid before HAS low 10 2/ 9, 10, 11 All 4.0 ns See footnotes at end of table. SiZE A 5962-98661 5962-98661	Delay time,	5 <u>2</u> /			F	9, 10, 11	All	1.0	12.0	ns	
Output hold time, HD low impedance after79, 10, 11All4.0nsIow impedance afterHSTROBE9, 10, 11All4.0nsDelay time, HD valid89, 10, 11AllP-3P+3nsHRDY low009, 10, 11AllP-3P+3nsValid after HSTROBE92/9, 10, 11All3.012.0nsvalid after HSTROBE102/9, 10, 11All4.0nsSetup time, select signals valid before102/9, 10, 11All4.0nsSee footnotes at end of table.SizeSize5962-986615962-98661	Delay time, HSTROBE low to	6 <u>2</u> /			-	9, 10, 11	All	1.0	12.0	ns	
Delay time, HD valid 8 HRDY low 9, 10, 11 All P-3 P+3 ns Output hold time, HD 9 2/ 9, 10, 11 All 3.0 12.0 ns valid after HSTROBE 9 10 2/ 9, 10, 11 All 3.0 12.0 ns signals valid before 10 2/ 9, 10, 11 All 4.0 ns HAS low 9 10, 11 All 4.0 ns See footnotes at end of table. Size 5962-98661 5962-98661	Output hold time, HD low impedance after	7				9, 10, 11	All	4.0		ns	
Output hold time, HD 9 2/ valid after HSTROBE 9 high 9 Setup time, select 10 signals valid before 9 HAS low 9 See footnotes at end of table. Standard Size Microcircuit Drawing Size A Size Size 5962-98661	Delay time, HD valid	8			-	9, 10, 11	All	P-3	P+3	ns	
Setup time, select signals valid before HAS low 10 2/ See footnotes at end of table. 9, 10, 11 All 4.0 ns Standard Size 5962-98661 5962-98661	Output hold time, HD valid after HSTROBE	9 <u>2</u> /				9, 10, 11	All	3.0	12.0	ns	
STANDARD SIZE 5962-98661	Setup time, select signals valid before	10 <u>2</u> /				9, 10, 11	All	4.0		ns	
MICROCIRCUIT DRAWING A 5962-98661											
									5962-9866	51	
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 G SHEET 14	DLA LAND AND MARITIME						'EL				

		TABLE I.	Electrical perforn	nance charac	<u>teristics</u> - Con	tinued.			
Test	Symbol		Conditions <u>1</u> /		Group A subgroups	Device type	Lim	nits	Unit
		unle	ess otherwise sp	ecified	Subgroups	type	Min	Max	
HOST-PORT INTERFA				<u>17/ 18/ 19</u>	/ <u>20</u> / <u>21</u> / - Co	ontinued			
Hold time, select signals valid after HAS low	11 <u>2</u> /	See figure	5		9, 10, 11	All	2.0		ns
Setup time, host data valid before	12 <u>2</u> /	-			9, 10, 11	All	3.0		ns
HSTROBE high Hold time, host data valid after HSTROBE	13 <u>2</u> /	-			9, 10, 11	All	2.0		ns
<u>high</u> Hold time,	14	-			9, 10, 11	All	1.0		ns
HSTROBE low after HRDY low. HSTROBE should not be inactivated until HRDY is active (low): otherwise, HPI writes will not complete properly.									
Delay time, HSTROBE high to HD high impedance	15				9, 10, 11	All	3.0	12.0	ns
Delay time, HSTROBE low to HD valid	16 <u>2</u> /				9, 10, 11	All	3.0	12.0	ns
Delay time, HSTROBE high to HRDY high	17 <u>2</u> /				9, 10, 11	All	1.0	12.0	ns
Setup time, HAS low before	18				9, 10, 11	All	2.0		ns
HSTROBE low Hold time, HAS low after HSTROBE low	19				9, 10, 11	All	2.0		ns
See footnotes at end of	table.					·			·
STANDARD MICROCIRCUIT DRAWING		SIZE A					5962-986	61	
	DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990				REVISION LEV	′EL		SHEET 1	5

		TABLE I.	Electrical performance	characteristics - Co	ntinued.			
Test	Symbol		Conditions 1/	Group A subgroups	Device type	Lim	its	Unit
		unl	ess otherwise specified		(Jpc	Min	Max	
MULTICHANNEL BUFF	ERED SE		T (McBSP) TIMING 2	22/ 23/				I
Delay time, CLKS high to CLKR/X high for internal CLKR/X generated from CLKS input	1 <u>2</u> /	See figure	· · · -	9, 10, 11	All	3.0	15.0	ns
Cycle time, CLKR/X	2		2 5, CLKR/X (INT) 2 5, CLKR/X (EXT)	9, 10, 11	All	2P 2P		ns
Pulse duration, CLKR/X high or	3		5, CLKR/X (INT)	9, 10, 11	All	C-1.0	C+1.0	ns
CLKR/X low		See figure	5, CLKR/X (EXT)			P-1		
Delay time, CLKR high to internal FSR valid	4	See figure	5, CLKR/X (INT)	9, 10, 11	All	-4.0	4.0	ns
Setup time, external FSR high before	5	Ū	95, CLKR/X (INT)	9, 10, 11	All	13.0		ns
CLKR low		Ū	5, CLKR/X (EXT)			4.0 <u>2</u> /		
Hold time, external FSR high after CLKR	6	Ū	5, CLKR/X (INT)	9, 10, 11	All	7.0		ns
low		Ū	5, CLKR/X (EXT)			4.0 <u>2</u> /		
Setup time, DR valid before CLKR low	7 <u>2</u> /		5, CLKR/X (INT) 5, CLKR/X (EXT)	9, 10, 11	All	10.0 1.0		ns
Hold time, DR valid	Hold time, DR valid 8 <u>2</u> / See fig			9, 10, 11	All	4.0		ns
after CLKR low Delay time, CLKX high	9		5, CLKR/X (EXT) 5, CLKR/X (INT)	9, 10, 11	All	4.0 -4.0 <u>2</u> /	5.0 <u>2</u> /	ns
to internal FSX valid		See figure	5, CLKR/X (EXT)			3.0	16.0	
Setup time, external FSX high before	10	Ū	5, CLKR/X (INT)	9, 10, 11	All	13.0		ns
CLKX low		See figure	5, CLKR/X (EXT)			4.0 <u>2</u> /		
Hold time external FSX high after CLKX	11	Ŭ	5, CLKR/X (INT)	9, 10, 11	All	7.0		ns
low		Ū	5, CLKR/X (EXT)			3.0 <u>2</u> /		
Disable time, DX high impedance following	12	Ū	5, CLKR/X (INT)	9, 10, 11	All	-3.0	2.0	ns
last data bit from CLKX high		Ŭ	5, CLKR/X (EXT)			2.0	9.0	
Delay time, CLKX high to DX valid	13 <u>2</u> /		5, CLKR/X (INT) 5, CLKR/X (EXT)	9, 10, 11	All	-2.0 3.0	4.0 16.0	ns
Delay time, FSX high to DX valid ONLY	14	See figure	95, FSX (INT)	9, 10, 11	All	-2.0	4.0	ns
applies when in data delay 0 mode (XDATDLY = 00b)		See figure	e 5, FSX (EXT)			2.0	10.0	
See footnotes at end of	table.							L
STANDARD MICROCIRCUIT DRAWING			SIZE A			5962-98661		
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990				REVISION LE	VEL		5	

		TABLE I. Electrical performance charac	<u>teristics</u> - Con	tinued.			
Test	Symbol	Conditions <u>1/</u>	Group A subgroups	Device type	Lim	iits	Unit
		unless otherwise specified	-		Min	Max	
FSR TIMING When GS	YNC = 1						
Setup time, FSR high before CLKS high	1	See figure 5	9, 10, 11	All	4.0		ns
Hold time, FSR high after CLKS high	2		9, 10, 11	All	4.0		ns
McBSP TIMING as SPI	MASTER	or SLAVE: CLKSTP = 10b, CLKXP = 0	<u>24</u> /				
Hold time, FSX low after CLKX low	1 <u>2/25/</u>	See figure 5, Master <u>27/</u> See figure 5, Slave	9, 10, 11	All	T-4	T+4	ns
Delay time, FSX low to CLKX high	2 2/26/	See figure 5, Master <u>27/</u> See figure 5, Slave	9, 10, 11	All	L-4	L+4	ns
Delay time, CLKX high	3	See figure 5, Master <u>27</u> /	9, 10, 11	All	-4.0	4.0	ns
to DX valid Setup time, DR valid	<u>2</u> / 4	See figure 5, Slave See figure 5, Master	9, 10, 11	All	3P+1 12.0	5P+17	ns
<u>before CLKX low</u> Hold time. DR valid	<u>2</u> / 5	See figure 5, Slave See figure 5, Master	9, 10, 11	All	<u>2-3P</u> 4.0		ns
after CLKX low	2/	See figure 5, Slave	o, .o,		5+6P		
Disable time, DX high impedance following	6	See figure 5, Master <u>27</u> /	9, 10, 11	All	L-2	L+3	ns
last data bit from CLKX low		See figure 5, Slave					
Disable time, DX high impedance following	7	See figure 5, Master <u>27</u> /	9, 10, 11	All			ns
last data bit from FSX		See figure 5, Slave	1		P+4	3P+17	
0	8	See figure 5, Master <u>27</u> /	9, 10, 11	All			ns
DX valid	<u>2</u> /	See figure 5, Slave			2P+1	4P+13	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98661
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 17

		TABLE I. Electrical performance chara	<u>cteristics</u> - Con	itinued.			
Test	Symbol	Conditions 1/	Group A subgroups	Device type	Lim	iits	Unit
		unless otherwise specified		.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Min	Max	
McBSP TIMING as SPI	MASTER	or SLAVE: CLKSTP = 11b, CLKXP = 0	24/		•		
Hold time, FSX low	1	See figure 5, Master 27/	9, 10, 11	All	L-4	L+4	ns
after CLKX low	<u>2/ 25/</u>	See figure 5, Slave					
Delay time, FSX low to	2	See figure 5, Master <u>27</u> /	9, 10, 11	All	T-4	T+4	ns
CLKX high	<u>2/ 26</u> /	See figure 5, Slave					
Delay time, CLKX low	3	See figure 5, Master <u>27</u> /	9, 10, 11	All	-4.0	4.0	ns
to DX valid	<u>2</u> /	See figure 5, Slave			3P+1	5P+17	
Setup time, DR valid	4	See figure 5, Master	9, 10, 11	All	12.0		ns
before CLKX high	<u>2</u> /	See figure 5, Slave			2-3P		
Hold time, DR valid	5	See figure 5, Master	9, 10, 11	All	4.0		ns
after CLKX high	<u>2</u> /	See figure 5, Slave			5+6P		
Disable time, DX high impedance following	6	See figure 5, Master <u>27</u> /	9, 10, 11	All	2.0	4.0	ns
last data bit from CLKX low		See figure 5, Slave			3P+4	5P+17	
Delay time, FSX low to	7	See figure 5, Master <u>27</u> /	9, 10, 11	All	H-2	H+3	ns
DX valid		See figure 5, Slave			2P+1 2/	4P+13 2/	
McBSP TIMING as SPI	MASTER	or SLAVE: CLKSTP = 10b, CLKXP = 1	24/	•			
Hold time, FSX low	1	See figure 5, Master 27/	9, 10, 11	All	T-4	T+4	ns
after CLKX high	2/ 25/	See figure 5, Slave					
Delay time, FSX low	2	See figure 5, Master 27/	9, 10, 11	All	H-4	H+4	ns
to CLKX low	2/26/	See figure 5, Slave	-, -,				
Delay time, CLKX low	3	See figure 5, Master <u>27</u> /	9, 10, 11	All	-4.0	4.0	ns
to DX valid	<u>2</u> /	See figure 5, Slave			3P+1	5P+17	
Setup time, DR valid	4	See figure 5, Master	9, 10, 11	All	12.0		ns
before CLKX high	2/	See figure 5, Slave			2-3P		
Hold time, DR valid	5	See figure 5, Master	9, 10, 11	All	4.0		ns
after CLKX high	2/	See figure 5, Slave			5+6P		
Disable time, DX high	6	See figure 5, Master <u>27</u> /	9, 10, 11	All	H-2	H+3	ns
impedance following							
last data bit from		See figure 5, Slave					
CLKX high							
Disable time, DX high	7	See figure 5, Master 27/	9, 10, 11	All			ns
impedance following							
last data bit from		See figure 5, Slave			P+4	3P+17	
FSX high							
Delay time, FSX low to	8	See figure 5, Master <u>27</u> /	9, 10, 11	All			ns
DX valid	<u>2</u> /	See figure 5, Slave			2P+1	4P+13	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98661
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 18


		TABLE I.	Electrical p	erformance chara	<u>cteristics</u> - Con	tinued.			
Test	Symbol		Condit 1/	ions	Group A subgroups	Device type	Lim	iits	Unit
		unl		se specified	cubgroupe	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Min	Max	
McBSP TIMING as SPI	MASTER	or SLAVE:	CLKSTP =	= 11b, CLKXP = 1	<u>24</u> /		•		
Hold time, FSX low	1		5, Master	<u>27</u> /	9, 10, 11	All	H-4	H+4	ns
after CLKX high	<u>2/ 25/</u>	See figure				•			
Delay time, FSX low to CLKX low	2 2/26/	See figure	5, Master	<u>27</u> /	9, 10, 11	All	T-4	T+4	ns
Delay time, CLKX high	3		5, Master	27/	9, 10, 11	All	-4.0	4.0	ns
to DX valid	<u>2</u> /	See figure		<u></u>	0, 10, 11	,	3P+1	5P+17	110
Setup time, DR valid	4	See figure	5, Master		9, 10, 11	All	12.0		ns
before CLKX low	<u>2</u> /	See figure					2-3P		
Hold time, DR valid	5		5, Master		9, 10, 11	All	4.0		ns
after CLKX low Disable time, DX high	<u>2</u> / 6	See figure	5, Slave 5, Master	27/	9, 10, 11	All	5+6P -2.0	4.0	ns
impedance following	0			211	9, 10, 11	All			115
last data bit from CLKX high		See figure	5, Slave				3P+4	5P+17	
Delay time, FSX low	7	See figure	5, Master	<u>27</u> /	9, 10, 11	All	L-2	L+4	ns
to DX valid		See figure					2P+1 2/	4P+13 2/	
DMAC TIMING					1		· <u> </u>		
Delay time, CLKOUT1 high to DMAC valid	1 <u>2</u> /	See figure	5		9, 10, 11	All	2.0	11.0 <u>2</u> /	ns
TIMER TIMING									
Pulse duration, TINP	1 2/	See figure	5		9, 10, 11	All	2P		ns
high or low	_	loce ligure	See figure 5					10.0	
Delay time, CLKOUT1 high to TOUT valid	2 <u>2</u> /				9, 10, 11	All	1.0	10.0	ns
POWER-DOWN TIMIN	G								
Delay time, CLKOUT1 high to PD valid	1 <u>2</u> /	See figure	5		9, 10, 11	All	1.0	9.0	ns
JTAG TEST-PORT TIM	ING							11	
Cycle time, TCK	1 2/	See figure	5		9, 10, 11	All	35.0		ns
Delay time, TCK low to TDO valid	2		-		9, 10, 11	All	-3.0	15.0	ns
Setup time, TDI/TMS/	3 <u>2</u> /	-			9, 10, 11	All	10.0		ns
TRST valid before					-,,				
TCK high Hold time, TDI/TMS/	4 <u>2</u> /				9, 10, 11	All	9.0		ns
TRST valid after TCK					0, 10, 11	7.01	0.0		110
high									
See footnotes on next p	age.								
STAND			SI	ZE					4
MICROCIRCUIT		A			5962-98661				
DLA LAND AND COLUMBUS, OHIO				REVISION LEV	EL		SHEET 19		
				1	_		1		


	TABLE I. I	Electrical performance	characteristics - Continued.			
<u>1</u> /	Each input/output, as applicable, shall b herein. Unless otherwise specified, the operating temperature range for device level logic, low level logic, or open.	operating temperature	range for device type 01 is -55°0	C to +115°C, and the		
<u>2</u> /	Tested parameters.					
<u>3/</u>	TMS and TDI are not included due to internal pullups.					
<u>4</u> /	C = CLKIN cycle time in ns. For example, when CLKIN Frequency is 10 MHz, use C = 100 ns.					
<u>5</u> /	P = 1/CPU clock frequency in ns. Wher PL is the low period of CLKIN in ns.	n running parts at 140 I	MHz, use P = 7.1 ns. PH is the h	igh period of CLKIN in ns and		
<u>6</u> /	To ensure data setup time, simply progr meet setup or hold time, it may be recog input.					
<u>7</u> /	The minimum delay is also the minimun	n output hold after CLK	OUT1 high.			
<u>8</u> /	When the PLL is used (CLKMODEx4), P = 1/CPU clock frequency; when running parts at 140 MHz, use P = 7.1 ns. For CLKMODEx1, 0.5P is defined as PH (pulse duration of CLKIN high) for all output setup times; 0.5P is defined as PL (pulse duration of CLKIN low) for all output hold times.					
<u>9</u> /	For CLKMODEx1: 1.5P = P + PH, where P=1/CPU clock frequency, and PH = pulse duration of CLKIN high. 0.5P = PL, where PL = pulse duration of CLKIN low.					
<u>10</u> /	/ HOLD is synchronized internally. If setup and hold times are not met, it will either be recognized in the current cycle or in the next cycle. HOLD can be an asynchronous input.					
<u>11</u> /	All pending EMIF transactions are allowed to complete before HOLDA is asserted. The worst cases for this is an asynchronous read or write with external ARDY used or a minimum of eight consecutive SDRAM reads or writes when RBTR8 = 1. If no bus transactions are occurring, then the minimum delay time can be achieved. The bus hold can be indefinitely delayed by setting NOHOLD = 1.					
<u>12</u> /	This parameter applies to CLKMODEx1	when CLKIN is stable	and applies to CLKMODEx4 whe	en CLKIN and PLL are stable.		
<u>13</u> /	/ This parameter only applies to CLKMODEx4. The RESET signal is not connected internally to the clock PLL circuit. The PLL, however, may need up to 250 μs to stabilize following device power up or after PLL configuration has been changed. During that time, RESET must be asserted to ensure proper device operation.					
<u>14</u> /	Interrupt signals are synchronized internally and are potentially recognized one cycle later if setup and hold time are violated. Also they can be connected to asynchronous inputs.					
<u>15</u> /	When the PLL is used (CLKMODEx4), 0.5P = 1/(2x CPU clock frequency).					
<u>16</u> /	For CLKMODEx1:0.5P = PH, where PH is the high period of CLKIN.					
<u>17/</u>	/ HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.					
<u>18</u> /	$\overline{\text{HCS}}$ enables $\overline{\text{HRDY}}$, and $\overline{\text{HRDY}}$ is alware indicates that HPI is busy completing a			s high when \overline{HCS} falls		
<u>19</u> /	The effects of internal clock jitter are inc	luded at test. There is	no need to adjust timing number	s for internal clock jitter.		
	STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME	SIZE A		5962-98661		
	COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 20		

TABLE I. Electrical performance characteristics - Continued.

- 20/ This parameter is used during an HPID read. At the beginning of the first half -word transfer on the falling edge of HSTROBE, the HPI sends the request to the DMA auxiliary channel, and HRDY remains high until the DMA auxiliary channel loads the requested data into HPID.
- 21/ This parameter is used after the second half-word of an HPID write autoincrement read. HRDY remains low if the access is not an HPID write or autoincrement read. Reading or writing to HPIC or HPIA does not affect the HRDY signal.
- 22/ CLKRP = CLKXP =FSRP = FSXP = 0. If polarity of any of the signals is inverted, then the timing references of that signal are also inverted.
- 23/ Minimum delay times also represent minimum output hold times.
- 24/ For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.
- <u>25</u>/ FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.
 CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP.
 CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP.
- <u>26</u>/ FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).
- <u>27</u>/ S = sample rate generator input clock = P if CLKSM = 1 (P = 1/CPU clock frequency). = sample rate generator input clock = P_clks if CLKSM = 0(P_clks = CLKS period).
 - T = CLKX period = (1 + CLKGDV)*S.
 - H = CLKX high pulse width = (CLKGDV/2 + 1)*S if CLKGDV is even.
 - = (CLKGDV + 1)2* S if CLKGDV is odd or zero.
 - L = CLKX low pulse width = (CLKGDV/2)*S if CLKGDV is even.
 - = (CLKGDV + 1)/2 * S if CLKGDV is odd or zero.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98661
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 21





Case outline:			X and Y		
Symbol number	Pin Symbol	Туре	Symbol number	Pin Symbol	Туре
Symbol number A14 Y6 V9 B17 C17 C13 G11 F11 D12 G10 C12 K19 R12 R13 M20 N18 R20 T18 J20 K21 R16 P20 R15 R18 R11 T19 T20 T14 T16 G20 D19 H2 J6 H6 E4 G6 F6 D4 D11 B11 A11 G9 D10 A10 C10 B9 F9 C9 A9 B8 D9	CLKIN CLKOUT1 CLKOUT2 CLKMODE1 CLKMODE0 PLLFREQ3 PLLFREQ2 PLLFREQ1 PLLF TMS TD0 TDI TCK TRST EMU1 EMU0 RESET NMI EXT_INT7 EXT_INT6 EXT_INT6 EXT_INT5 EXT_INT6 EXT_INT5 EXT_INT6 EXT_INT5 EXT_INT6 EXT_INT6 EXT_INT5 EXT_INT6 EXT_INT6 EXT_INT7 EXT_INT6 EXT_INT7 EXT_INT6 EXT_INT7 EXT_INT6 EXT_INT7 EXT_INT6 EXT_INT7 EXT_INT6 EXT_INT7 EXT_INT6 EXT_INT7 EXT_INT6 EXT_INT7 EXT_INT6 EXT_INT6 EXT_INT7 EXT_INT6 EXT_INT7 EXT_INT6 EXT_INT7 EXT_INT6 EXT_INT7 EXT_INT6 EXT_INT7 EXT_INT6 EXT_INT7 EXT_INT6 EXT_INT7 EXT_INT6 EXT_INT7 EXT_INT6 EXT_INT7 EXT_INT6 EXT_INT7 EXT_INT7 EXT_INT7 EXT_INT6 EXT_INT7 EXT_INT	I O O I I I I A A A A I O/Z I I I/O/Z I/O/Z I/O/Z I I I I I I I I I I I I I I I I I I I	Symbol number D8 B7 C7 L6 C5 C4 K6 H3 B16 G14 F15 C18 D17 Y5 V3 T6 U2 R8 T3 T2 R2 L4 L3 J2 R1 K2 L2 L1 M1 K2 L2 L1 M1 M2 M6 N4 N1 N2 N6 P4 P3 P2 P1 P6 U18 U20 T15 V16 T12 W17 T13 Y17	HD2 HD1 HD0 HAS HCS HDS1 HDS2 HRDY BOOTMODE4 BOOTMODE3 BOOTMODE2 BOOTMODE2 BOOTMODE1 BOOTMODE1 BOOTMODE0 CE3 CE2 CE1 CE0 BE3 BE2 BE1 BE0 EA21 EA20 EA19 EA18 EA17 EA16 EA15 EA14 EA13 EA17 EA16 EA15 EA14 EA13 EA12 EA11 EA10 EA9 EA8 EA7 EA6 EA5 EA4 EA3 EA2 ED1 ED20 EA2 EA1 EA10 EA10 EA10 EA11 EA10 EA12 EA11 EA10 EA11 EA10 EA12 EA11 EA10 EA11 EA10 EA12 EA12 EA11 EA10 EA12 EA12 EA12 EA11 EA10 EA12 EA12 EA12 EA12 EA12 EA12 EA12 EA12	Type I/O/Z I/O/Z I/O/Z I/O/Z I
and PLLG signals	s are not part of ex	cternal voltag	y voltage, GND = Gr ge supply or ground.	See the CLOCK/PLL d	locumentation for
nation on how to c			Signal (PLL Filter).	<u>15</u> .	
STANDARD	WING	SIZE A			5962-98661
LAND AND MARI MBUS, OHIO 4321	TIME		REVI	SION LEVEL	SHEET 24

Case outline:			X and Y		
Symbol number	Pin Symbol	Туре	Symbol number	Pin Symbol	Туре
T11 Y16	ED21	I/O/Z	F4	CLKS1	I/O/Z
	ED20	I/O/Z	H4	CLKR1	
W15	ED19	I/OZ	J4	CLKX1	I/O/Z
V14	ED18	I/O/Z	E2	DR1	I
Y15	ED17	I/O/Z	G4	DX1	O/Z
R9	ED16	I/O/Z	F3	FSR1	I/O/Z
Y14	ED15	I/O/Z	F2	FSX1	I/O/Z
V13	ED14	1/0/Z	K18	CLKS0	., 0, _
AA13	ED13	1/0/Z	L21	CLKR0	I/O/Z
T10	ED10	1/0/Z	K20	CLKX0	I/O/Z
Y13	ED12 ED11	1/0/Z	J21	DR0	1/0/2
					O/Z
W12	ED10	I/O/Z	M21	DX0	
Y12	ED9	1/0/Z	P16	FSR0	I/O/Z
Y11	ED8	I/O/Z	N16	FSX0	I/O/Z
V10	ED7	I/O/Z	N21	RSV0	I
AA10	ED6	I/O/Z	K16	RSV1	I
Y10	ED5	I/O/Z	B13	RSV2	I
W10	ED4	I/O/Z	B14	RSV3	1
Y9	ED3	I/O/Z	F13	RSV4	1
AA9	ED2	I/O/Z	C15	RSV5	0
Y8	ED1	I/O/Z	F7	RSV6	Ĩ
W9	ED0	1/0/Z	D7	RSV7	i
R7	ARE	0/Z	B5	RSV8	
T7	AOE	0/Z	F16	RSV9	
V5	AVE	0/2 0/2	C14	DVDD	0 % % % % % % % % % % % % %
					3
R4	ARDY		C8		5
V8	SSADS	O/Z	E19		5
W7	SSOE	O/Z	E3		S
Y7	SSWE	O/Z	H11		S
AA8	SSCLK	O/Z	H13	DVDD	S
V7	SDA10	O/Z	H9	DVDD	S
V6	SDRAS	O/Z	J10	DVDD	S
W5	SDCAS	O/Z	J12	DVDD	S
T8	SDWE	O/Z	J14		S
Т9	SDCLK	O/Z	J19	DVDD	S
R6	HOLD		J3	DVDD	S
B15	HOLDA	0	J8	DVDD	S
G2	TOUT1	O/Z	K11	DVDD	S
K3	TINP1		K13		S
M18	TOUTO	0/Z	K15		S
J18	TINP0	1	K7		S
E18		-	K9		5
	DMAC3	0			S S
F19	DMAC2	0	L10		5
E20	DMAC1	0	L12		S
G16	DMAC0	0	L14	DVDD	S
			L8	DVDD	S
aut 0 - Output 7 -	High Impedance C		Itage, GND = Ground		
= 3.3 V supply volta		- Supply VO	naye, GIND - GIOUNU		
	5				
	FIGURE 3.	<u>Terminal co</u>	onnections - Continue	ed.	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98661
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 25

ymbol number	Pin Symbol	Туре	Symbol number	Pin Symbol	Туре
M11	DV _{DD}	S	C3	CVDD	S
M13	DVDD	S	C20	CVDD	S
M15	DVDD	S	D2	CVDD	S
M7		S	D21	CV _{DD}	S
M9	DVDD	S	E1	CVDD	S
NO	DV _{DD}	S	E6	CVDD	S
N12	DVDD	S	E8	CVDD	S
N14		S	E10	CVDD	S
N19		S	E12		S
N3		S	E14		S
N8		S	E16		S
P11		9	F5		9
P13		S S	F17		S S
P9		S	F21		S
U19		S	G1		S
		5	H5		0
U3 W14	DV _{DD} DV _{DD}	S S	H5 H17	CV _{DD} CV _{DD}	S S
		5			5
W8		S	K5		S
A12		S	K17		S S
A13	CVDD	S	M5	CVDD	S
B10	CVDD	S	M17	CVDD	S
B12	CVDD	S	P5	CVDD	S
B6	CVDD	S S	P17	CVDD	S S
D15	CVDD	S	R21	CV _{DD}	S
D16	CVDD	S	T1	CVDD	S
F10	CVDD	S	T5	CVDD	S
F14	CVDD	S	T17	CVDD	S
F8	CVDD	S	U6	CVDD	S
G13	CV _{DD}	S	U8	CVDD	S
G7	CVDD	S	U10	CVDD	S
G8	CVDD	S	U12	CVDD	S
K4	CVDD	S	U14	CVDD	S
M3	CVDD	S	U16	CVDD	S
M4	CVDD	S	U21	CVDD	S
A3	CVDD	S	V1	CVDD	S
A5	CVDD	S	V20	CVDD	S
A7	CVDD	S	W2	CVDD	S
A16	CVDD	S	W19	CVDD	S S
A18	CVDD	S	W21	CVDD	S
AA4	CVDD	S	Y3	CVDD	S
AA6		Š	Y18		S
AA15		S	Y20		S S
AA17		S	AA11		S
AA19		S	AA12		S S
B2		S	F20		S
B2 B4		S	G18		S
В4 В19		S	H16		S
C1		S	1110		3
UI	CVDD	3			

FIGURE 3. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98661
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 26

Case outline:			X and Y		-
Symbol number	Pin Symbol	Туре	Symbol number	Pin Symbol	Туре
H18	CV _{DD}	S	AA18	Vss	GND
L18	CVDD	S	B3	Vss	GND
L19	CVDD	S	B18	Vss	GND
L20	CVDD	S	B20	Vss	GND
N20	CVDD	S S S	C2	Vss	GND
P18	CVDD	S	C19	Vss	GND
P19		S	C21	Vss	GND
R10		S S	D1	Vss	GND
R14		S	D20	Vss	GND
U4		S	E5	Vss	GND
V11		S	E7	Vss Vss	GND
V12		S	E9	Vss Vss	GND
V15		S	E11	Vss Vss	GND
W13		S	E13	Vss Vss	GND
C11		GND	E15		GND
	Vss			Vss	
C16	Vss	GND	E17	Vss	GND
C6	Vss	GND	E21	Vss	GND
D5	Vss	GND	F1	Vss	GND
G3	Vss	GND	G5	Vss	GND
H10	Vss	GND	G17	Vss	GND
H12	Vss	GND	G21	Vss	GND
H14	Vss	GND	H1	Vss	GND
H7	Vss	GND	J5	Vss	GND
H8	Vss	GND	J17	Vss	GND
J11	Vss	GND	L5	Vss	GND
J13	Vss	GND	L17	Vss	GND
J7	Vss	GND	N5	Vss	GND
J9	Vss	GND	N17	Vss	GND
K8	Vss	GND	P21	Vss	GND
L7	Vss	GND	R1	Vss	GND
L9	Vss	GND	R5	Vss	GND
M8	Vss	GND	R17	Vss	GND
N7	Vss	GND	T21	Vss	GND
R3	Vss	GND	U1	Vss	GND
A4	Vss	GND	U5	Vss	GND
A6	Vss	GND	U7	Vss	GND
A8	Vss	GND	U9	Vss	GND
A15	Vss	GND	U11	Vss	GND
A17	Vss	GND	U13	Vss	GND
A19	Vss	GND	U15	Vss	GND
AA3	Vss	GND	U17	Vss	GND
AA5	Vss	GND	V2	Vss	GND
AA7	Vss	GND	V21	Vss	GND
AA14	Vss	GND	W1	Vss	GND
AA16	Vss	GND	W3	Vss	GND
	. 55	5112	W20	Vss	GND
			Y2	Vss	GND
			Y4	Vss	GND
			Y19	Vss	GND

I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground CV_{DD} = 1.9 V supply voltage

FIGURE 3. <u>Terminal connections</u> - Continued.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98661
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 27

Case outline:			X and Y		
Symbol number	Pin Symbol	Туре	Symbol number	Pin Symbol	Туре
F18	Vss	GND	D13	NC	-
G19	Vss	GND	D14	NC	
H15	Vss	GND	D18	NC	
J15	Vss	GND	D3	NC	
J16	Vss	GND	D6	NC	
K10	Vss	GND	F12	NC	
K12	Vss	GND	G12	NC	
K14	Vss	GND	G15	NC	
L11	Vss	GND	H19	NC	
L13	Vss	GND	H20	NC	
L15	Vss	GND	H21	NC	
M10	Vss	GND	L16	NC	
M12	Vss	GND	M16	NC	
M14	Vss	GND	M19	NC	
N11	Vss	GND	V19	NC	
N13	Vss	GND	V4	NC	
N15	Vss	GND	W18	NC	
N9	Vss	GND	W4	NC	
P10	Vss	GND			
P12	Vss	GND			
P14	Vss	GND			
P15	Vss	GND			
P7	Vss	GND			
P8	Vss	GND			
R19	Vss	GND			
T4	Vss	GND			
W11	Vss	GND			
W16	Vss	GND			
W6	Vss	GND			

I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, NC = No connection

FIGURE 3. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98661
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 28







Instruction name	Instruction code
IDCODE	0100
INT_SCAN	0111
EXTEST	0000
SAMPLE	0001
BYPASS	1111


FIGURE 5. Boundary scan instruction codes.


STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-98661
		REVISION LEVEL	SHEET 29





DSCC FORM 2234 APR 97

























INTERRUPT TIMING


FIGURE 6. Timing waveforms - Continued.


STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990SIZE A		5962-98661
		REVISION LEVEL








DSCC FORM 2234 APR 97

















McBSP TIMING AS SPI MASTER OR SLAVE:CLKSTP=10b,CLKXP=1



STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98661
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 43





4. VERIFICATION

4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.

- 4.2.1 Additional criteria for device classes Q and V.
 - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - b. Interim and final electrical test parameters shall be as specified in table II herein.
 - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.

4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein.

4.4.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Subgroup 4 (C_{IN}, C_{OUT}) shall be measured only for the initial test and after process or design changes which may affect input capacitance. One pin of each input/output driver (buffer) type shall be tested on each sample device. A minimum sample size of 5 devices with zero rejects shall be required.
- c. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.

4.4.2 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table II herein.

4.4.2.1 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.

4.4.3 <u>Group D inspection</u>. The group D inspection end-point electrical parameters shall be as specified in table II herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98661
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 46

TABLE II. Electrical test requirements	TABLE II.	Electrical	test rec	uirements
--	-----------	------------	----------	-----------

Test requirements	Subgr (in accord: MIL-PRF-385	ance with
	Device class Q	Device class V
Interim electrical parameters (see 4.2)	1, 7	1, 7
Final electrical parameters (see 4.2)	<u>1</u> / 1, 2, 3, 7, 8, 9, 10, 11	<u>2</u> / 1, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (see 4.4)	1, 2, 3, 7, 8, 9, 10, 11	1, 2, 3, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9
Group D end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9
Group E end-point electrical parameters (see 4.4)		

1/ PDA applies to subgroup 1. 2/ PDA applies to subgroups 1 and 7.

4.4.4 Group E inspection. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).

- a. End-point electrical parameters shall be as specified in table II herein.
- b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at $T_A = +25^{\circ}C \pm 5^{\circ}C$, after exposure, to the subgroups specified in table II herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98661
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 47

5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor prepared specification or drawing.

6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal, or email communication.

6.3 <u>Record of users</u>. Military and industrial users should inform DLA Land and Maritime when a system application requires configuration control and which SMD's are applicable to that system. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DLA Land and Maritime -VA, telephone (614) 692-8108.

6.4 <u>Comments</u>. Comments on this drawing should be directed to DLA Land and Maritime -VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0591.

6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

6.6 Sources of supply.

6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in MIL-HDBK-103 and QML-38535. The vendors listed in MIL-HDBK-103 and QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DLA Land and Maritime -VA and have agreed to this drawing.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98661
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 48

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 23-11-21

Approved sources of supply for SMD 5962-98661 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at https://landandmaritimeapps.dla.mil/programs/smcr/.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-9866101QXA	01295	SMJ320C6701GLPW14
5962-9866101VXA	01295	SMV320C6701GLPW14
5962-9866102QXA	<u>3</u> /	SMJ320C6701
5962-9866102VXA	01295	SMV320C6701GLPM14
5962-9866102VYC	01295	SMV320C6701ZMBM14

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- <u>3</u>/ Not available from an approved source of supply.

Vendor CAGE <u>number</u> Vendor name and address

Texas Instruments, Inc. Semiconductor Group 8505 Forest Lane P.O. Box 660199 Dallas, TX 75243

01295

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.