Abstract
In this paper an new approach combining 2-bit and 3-bit BCH error correction with fast and simple error detection for errors of higher order is presented. Under the assumption that a 2-bit error or 3-bit error occurred, the corresponding correction bits are determined using the syndrome components \(s_1, s_3\) for 2-bit errors and \(s_1, s_3, s_5\) for 3-bit errors. These correction bits are used to calculate higher syndrome components up to \(s_{2T-1}\), which are compared to the actual corresponding syndrome components. If the syndrome components match, a 2-bit error or 3-bit error was detected. In the case of a syndrome mismatch, an error other than a 2-bit error or 3-bit error occurred and was detected. The proposed method provides a simple way to differentiate between 2-bit errors (3-bit errors) and errors of higher order.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
References
Berlekamp, E.R.: Algebraic Coding Theory. Mcgraw-Hall, New York (1968)
Massey, J.: Shift-register synthesis and BCH decoding. IEEE Trans. Inf. Theory 15, 122–127 (1969)
Peterson, W.W., Weldon, E.J.: Error-Correcting Codes. MIT Press, Cambridge (1972)
Okano, H., Imai, H.: A construction method of high-speed decoders using ROM. IEEE Trans. Comput. 10, 1165–1171 (1987)
Schulz-Hanke, C.: Fast BCH 1-bit error correction combined with fast multi-bit error detection. In: 2020 IEEE 26th International Symposium on On-Line Testing and Robust System Design (IOLTS), pp. 1–5 (2020)
Acknowledgment
I would like to thank Prof. Michael Gössel from the University of Potsdam for his stimulating discussions and remarks.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2021 Springer Nature Switzerland AG
About this paper
Cite this paper
Schulz-Hanke, C. (2021). BCH 2-Bit and 3-Bit Error Correction with Fast Multi-Bit Error Detection. In: Hochberger, C., Bauer, L., Pionteck, T. (eds) Architecture of Computing Systems. ARCS 2021. Lecture Notes in Computer Science(), vol 12800. Springer, Cham. https://doi.org/10.1007/978-3-030-81682-7_13
Download citation
DOI: https://doi.org/10.1007/978-3-030-81682-7_13
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-030-81681-0
Online ISBN: 978-3-030-81682-7
eBook Packages: Computer ScienceComputer Science (R0)