Abstract
Simulation is the most widely used form of validation using billions of random and pseudo-random tests in the traditional design flow. A critical problem in post-silicon debug is to generate efficient tests that both activate requisite coverage goal on the target hardware as well as produce results that are observable through a given on-chip design-for-debug architecture. Unfortunately, such tests cannot be generated directly from register-transfer level (RTL) models, both due to design complexity and due to bugs in the design itself. In this chapter, we discuss a directed test generation approach which facilities the observation of expected outputs of the generated tests using the traced signals. The proposed approach uses transaction-level models (TLM) for post-silicon test generation. The basic idea is to transform an RTL assertion as well as observability constraints to create a TLM assertion with observability constraints. The TLM assertion/property would be used to enable TLM analysis to generate post-silicon tests. Finally, the TLM test would be translated to an RTL test that is debug-friendly. In this chapter, we provide case studies from a number of different design classes to demonstrate the flexibility and effectiveness of the approach.
The content of this chapter has been developed based on [10] with permission from EDAA.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
Notes
- 1.
For some assertions like \(P_{i} \rightarrow \) \(P_{j}\), backward traversal from \(P_{i}\) and forward traversal from \(P_{j}\) would be beneficial. However, in most of the cases performing one of them is enough.
References
A. Adir, E. Almog, L. Fournier, E. Marcus, M. Vinov, A. Ziv, Genesys-pro: innovations in test program generation for functional processor verification. 2, 84–93 (2004)
A. Adir, S. Copty, S. Landa, A. Nahir, G. Shurek, A. Ziv, C. Meissner, J. Schumann, A unified methodology for pre-silicon verification and post-silicon validation, in Design Automation and Test in Europe (DATE) (2011), pp. 1–6
A. Ahmed, P. Mishra, Quebs: qualifying event based search in concolic testing for validation of RTL models, in 2017 IEEE 35th International Conference on Computer Design (ICCD) (IEEE, 2017), pp. 185–192
A. Ahmed, P. Mishra, Directed test generation using concolic testing of RTL models, in IEEE/ACM Design Automation and Test in Europe (DATE) (IEEE, 2018)
K. Basu, P. Mishra, Efficient trace signal selection for post silicon validation and debug, in 2011 24th International Conference on VLSI Design (VLSI Design) (2011), pp. 352 –357
N. Bombieri, R. Filippozzi, G. Pravadelli, F. Stefanni, RTL property abstraction for TLM assertion-based verification, in Design Automation and Test in Europe (DATE) (2015), pp. 85–90
Cadence Berkeley Lab, http://www.kenmcmil.com. The Cadence SMV Model Checker
M. Chen, P. Mishra, D. Kalita, Automatic RTL test generation from SystemC TLM specifications. 11(2012)
M. Chen, X. Qin, H. Koo, P. Mishra, System-Level Validation - High-Level Modeling and Directed Test Generation Techniques (Springer, Berlin, 2012)
F. Farahmandi, P. Mishra, S. Ray, Exploiting transaction level models for observability-aware post-silicon test generation, in 2016 Design, Automation and Test in Europe Conference and Exhibition (DATE) (IEEE, 2016), pp. 1477–1480
T. Hong, Y. Li, S. Park, D. Mui, D. Lin, Z. Kaleq, N. Hakim, H. Naeimi, D. Gardner, S. Mitra, QED: quick error detection tests for effective post-silicon validation, in International Test Conference (ITC) (2010)
H.F. Ko, N. Nicolici, Algorithms for state restoration and trace-signal selection for data acquisition in silicon debug. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 28(2), 285–297 (2009)
T. Li, Y. Guo, S. Li, Assertion-based automated functional vectors generation using constraint logic programming, in ACM Great Lakes Sympoisum on VLSI (2004), pp. 288–291
D. Lin, T. Hong, F. Fallah, N. Hakim, S. Mitra, Quick detection of difficult bugs for effective post-silicon validation, in Design Automation Conference (DAC) (2012), pp. 561–566
L. Liu, D. Sheridan, W. Tuohy, S. Vasudevan, Towards coverage closure: using goldmine assertions for generating design validation stimulus, in Design Automation and Test in Europe (DATE) (2011), pp. 173–178
L. Liu, S. Vasudevan, Efficient validation input generation in RTL by hybridized source code analysis, in Design Automation and Test in Europe (DATE) (2011)
P. Patra, On the cusp of a validation wall. IEEE Des. Test Comput. 24, 193–196 (2007)
K. Rahmani, P. Mishra, S. Ray, Scalable trace signal selection using machine learning, in 2013 IEEE 31st International Conference on Computer Design (ICCD) (2013), pp. 384–389
H. Sabaghian-Bidgoli, P. Behnam, B. Alizadeh, Z. Navabi, Reducing search space for fault diagnosis: a probability-based scoring approach, in 2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) (IEEE, 2017), pp. 545–550
E. Sadredini, R. Rahimi, P. Foroutan, M. Fathy, Z. Navabi, An improved scheme for pre-computed patterns in core-based soc architecture, in 2016 IEEE East-West Design and Test Symposium (EWDTS) (IEEE, 2016), pp. 1–6
M. Sousa, A. Sen, Generation of TLM testbenches using mutation testing, in International Symposium on Harwdare Software Codesign and System Synthesis (CODES+ISSS) (2012)
J. Tong, M. Boule, Z. Zilic, Airwolf-tg: A test generator for assertion-based dynamic verification, in International Workshop on High Level Design Validation and Test (HLDVT) (2009), pp. 106–113
I. Wagner, V. Bertacco, Reversi: post-silicon validation system for modern microprocessors, in International Conference on Computer Design (ICCD) (2008), pp. 307–314
S. Yerramilli, Addressing post-silicon validation challenge: leverage validation and test synergy. Keynote Int. Test Conf. (2006)
F. Zokaee, H. Sabaghian-Bidgoli, V. Janfaza, P. Behnam, Z. Navabi, A novel sat-based ATPG approach for transition delay faults, in 2017 IEEE International High Level Design Validation and Test Workshop (HLDVT) (IEEE, 2017), pp. 17–22
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2019 Springer Nature Switzerland AG
About this chapter
Cite this chapter
Farahmandi, F., Mishra, P. (2019). Observability-Aware Post-Silicon Test Generation. In: Mishra, P., Farahmandi, F. (eds) Post-Silicon Validation and Debug. Springer, Cham. https://doi.org/10.1007/978-3-319-98116-1_7
Download citation
DOI: https://doi.org/10.1007/978-3-319-98116-1_7
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-98115-4
Online ISBN: 978-3-319-98116-1
eBook Packages: EngineeringEngineering (R0)