Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
Skip to main content
Springer Nature Link
Log in

Programmable logic devices – key components for today’s and tomorrow’s electronic-based systems

Programmierbare Logikbausteine – Schlüsselkomponenten für heutige und zukünftige elektronische Systeme

  • Originalarbeit
  • Published:
e & i Elektrotechnik und Informationstechnik Aims and scope Submit manuscript

Abstract

Since their introduction in the 1970s, Programmable Logic Devices (PLDs) evolved from implementing small glue-logic designs to large, configurable multi-processor Systems-on-Chip (SoC). Today’s most prominent PLD technology, known as FPGA (Field-Programmable Gate Array), is used in an increasing number of application domains, such as the telecom industry, the automotive electronics sector or automation technology, and recent market studies expect a continuous demand for these sophisticated microelectronic devices in the future. For small and medium enterprises and/or SME-dominated countries like Austria, FPGAs can provide access to VLSI (Very Large Scale Integration) technology by avoiding the immense NRE (Non-Recurring Engineering) costs of ASICs (Application-Specific Integrated Circuits). This work outlines how today’s and future electronic-based systems can benefit from FPGA technology. Trends, tools and design flows will be explained as well as research challenges that are currently investigated within two public funded R&D projects at the University of Applied Sciences Technikum Wien.

Zusammenfassung

Programmierbare Logikbausteine (PLDs) haben sich seit ihrer Markteinführung in den 1970er-Jahren von kompakten Implementierungsmöglichkeiten für simple Glue Logic zu komplexen programmierbaren Multiprozessor-Systems-on-Chip (SoC) entwickelt. Die heutzutage gebräuchlichste PLD-Technologie, sogenannte FPGAs (Field-Programmable Gate Arrays), werden in einer Vielzahl von Applikationsdomänen, etwa in der Telekommunikation, aber auch in Bereichen wie Fahrzeugelektronik oder der Automatisierungstechnik, verwendet, wobei Marktstudien einen weiterhin steigenden Bedarf dieser hochentwickelten mikroelektronischen Bauelemente in den nächsten Jahren erwarten. Gerade für KMU-dominierte Länder wie Österreich eröffnet die FPGA-Technologie die Möglichkeit zur Realisierung von VLSI (Very Large Scale Integration)-Designs unter Vermeidung der in diesem Bereich mittlerweile exorbitanten Einmalkosten bei der Herstellung von ASICs (Application-Specific Integrated Circuits). Dieser Artikel beschreibt, wie moderne elektronische Systeme von den Vorteilen der FPGA-Technologie profitieren können. Trends, Tools und Design Flows werden beschrieben sowie aktuelle Forschungsfragen, die derzeit im Rahmen zweier öffentlich geförderter F&E-Projekte an der FH Technikum Wien bearbeitet werden.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1.
Fig. 2.
Fig. 3.

Similar content being viewed by others

References

  1. Spectrum Magazine, I.E E.E. Chip hall of fame – the stories of the greatest and most influential microchips in history and the people who built them. Webpage. Last accessed in Oct. 2019, see http://spectrum.ieee.org/static/chip-hall-of-fame.

  2. Inc, X. Xilinx Zynq UltraScale+ MPSoC. Webpage. Last accessed in Oct. 2019, see https://www.xilinx.com/products/silicon-devices/soc/zynq-ultrascale-mpsoc.html.

  3. MarketsandMarkets Research Private Ltd. (2017): FPGA market by technology (SRAM, antifuse, flash), node size (less than 28 nm, 28–90 nm, more than 90 nm), configuration (high-end FPGA, mid-range FPGA, low-end FPGA), vertical (telecommunications, automotive), and geography – global forecast to 2023. Report code SE 3058, Oct. 2017, Hadapsar, Pune-411013, India.

  4. Dillien, P. (2017): And the winner of best FPGA of 2016 is. Article in: EE Times online magazine, June 3, 2017, see http://www.eetimes.com/author.asp?section_id=36&doc_id=1331443.

  5. Grand View, Inc, R. (2016): Field Programmable Gate Array (FPGA) market analysis by technology (SRAM, EEPROM, antifuse, flash, by application (consumer electronics, automotive, industrial, data processing, military & aerospace, telecom), and segment forecasts, 2014–2024. Report ID 978-1-68038-133-7, published Dec. 2016.

  6. Department of Electronics Engineering, Research Group Embedded Systems, University of Applied Technikum Wien. Complete list of projects of the research group since 2003. Last accessed in Oct. 2019, see http://embsys.technikum-wien.at/projects/projects.php

  7. Kritikakou, A., Catthoor, F., Goutis, C. (2014): Scalable and near-optimal design space exploration for embedded systems. Berlin: Springer.

    Google Scholar 

  8. Teich, J. (2012): Hardware/software codesign: the past, the present, and predicting the future. Proc. IEEE, 100, 1411–1430. Special centennial issue, May 13, 2012.

    Google Scholar 

  9. Meloni, P., Pomata, S., Tuveri, G., Secchi, S., Raffo, L., Lindwer, M. (2012): Enabling fast ASIP design space exploration: an FPGA-based runtime reconfigurable prototyper. J. VLSI Des., 2012, 16.

    Google Scholar 

  10. Zhong, G., Prakash, A., Wang, S., Liang, Y., Mitra, T., Niar, S. (2017): Design space exploration of FPGA-based accelerators with multi-level parallelism. In Proceedings of the design, automation & test in Europe conference & exhibition, DATE, 2017, Lausanne (pp. 1141–1146).

    Google Scholar 

  11. Kinsy, M. A., Pellauer, M., Devadas, S. (2013): Heracles: a tool for fast RTL-based design space exploration of multicore processors. In Proceedings of the ACM/SIGDA international symposium on field programmable gate arrays, FPGA’13, New York, USA, 2013 (pp. 125–134).

    Google Scholar 

  12. Lentaris, G., Stamoulias, I., Soudris, D., Lourakis, M. (2016): HW/SW codesign and FPGA acceleration of visual odometry algorithms for rover navigation on Mars. IEEE Trans. Circuits Syst. Video Technol., 26(8), 1563–1577.

    Google Scholar 

  13. Bahri, I., Idkhajine, L., Monmasson, E., El Amine Benkhelifa, M. (2013): Hardware/software codesign guidelines for system on chip FPGA-based sensorless AC drive applications. IEEE Trans. Ind. Inform., 9(4), 2165–2176.

    Google Scholar 

  14. Höller, R., Haselberger, D., Ballek, D., Rössler, P., Krapfenbauer, M., Linauer, M. (2019): Open-source RISC-V processor IP cores for FPGAs – overview and evaluation. In Proceedings of the 8th Mediterranean conference on embedded computing, MECO, June 10–14, 2019, Budva, Montenegro. co-sponsored by IEEE, 6 pages.

    Google Scholar 

  15. Fibich, C., Tauner, S., Rössler, P., Horauer, M., Krapfenbauer, M., Linauer, M., Matschnig, M., Taucher, H. (2019): Evaluation of open-source linear algebra libraries in embedded applications. In Proceedings of the 8th Mediterranean conference on embedded computing, MECO, Budva, Montenegro June 10–14, 2019, co-sponsored by IEEE, 6 pages.

    Google Scholar 

  16. Rössler, P., Höller, R., Reisner, C., Maischberger, O. (2019): Survey and comparison of digital logic simulators. In Proceedings of the 27th austrochip conference on microelectronics, (Vol. 24). Vienna, Austria, October 24, 2019, co-sponsored by IEEE, 5 pages.

    Google Scholar 

  17. Haubelt, C., Schlichter, T., Keinert, J., Meredith, M. (2008): SystemCoDesigner: automatic design space exploration and rapid prototyping from behavioral models. In Proceedings of the 45th ACM/IEEE design automation conference, Anaheim, CA, 2008 (pp. 580–585).

    Google Scholar 

  18. Gajski, D., et al. (2012): High-level synthesis: introduction to chip and system design. Berlin: Springer.

    Google Scholar 

  19. Cong, J., et al. (2011): High-level synthesis for FPGAs: from prototyping to deployment. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., 30, 473–491.

    Google Scholar 

  20. Nane, R., Sima, V. M., et al. (2015): A survey and evaluation of FPGA high-level synthesis tools. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., 35, 1–14.

    Google Scholar 

  21. Winterstein, F., Bayliss, S., Constantinides, G. A. (2013): High-level synthesis of dynamic data structures: a case study using vivado HLS. In Proceedings of 2013 international conference on field-programmable technology, FPT, 9–11 Dec. 2013 (pp. 362–365).

    Google Scholar 

  22. Schafer, B. C., Mahapatra, A. (2014): S2CBench: synthesizable SystemC benchmark suite for high-level synthesis. IEEE Embed. Syst. Lett., 6(3), 53–56.

    Google Scholar 

  23. Rössler, P., Zauner, M. (2009): Evaluation of an esterel-based hardware/software co-design flow. In Proceedings of the 4th IEEE symposium of industrial embedded systems, SIES, Lausanne, Switzerland, July 8–10, 2009 (pp. 42–45).

    Google Scholar 

  24. Sejka, S. (2009): Electronic System lEvel Hardwaregenerierung für Signalverarbeitungsaufgaben (in German). Master thesis, University of Applied Sciences Technikum, Wien.

  25. Fibich, C., Tauner, S., Roessler, P., Horauer, M., Taucher, H., Matschnig, M. (2018): Preliminary evaluation of high-level synthesis tools – Xilinx Vivado and PandA Bambu. In Proceedings of IEEE 13th international symposium on industrial embedded systems, SIES, Graz, 2018 (pp. 1–4).

    Google Scholar 

  26. Fibich, C., Horauer, M., Obermaisser, R. (2019): Reliability-enhanced high-level synthesis using memory profiling and fault injection. In Proceedings of 28th IEEE international symposium on industrial electronics, ISIE, Vancouver, Canada, June 12–14, 2019 (pp. 1363–1370).

    Google Scholar 

  27. Vanderbauwhede, W., Benkrid, K. (2016): High-performance computing using FPGAs. Berlin: Springer.

    Google Scholar 

  28. Lebedev, I., Shaoyi, C., et al. (2010): MARC: a many-core approach to reconfigurable computing. In Proceedings of international conference on reconfigurable computing and FPGAs (pp. 7–12).

    Google Scholar 

  29. Ramdas, T., Egan, G. (2005): A survey of FPGAs for acceleration of high performance computing and their application to computational molecular biology. In Proceedings of TENCON 2005, IEEE region 10 conference, Melbourne, Qld., (pp. 1–6).

    Google Scholar 

  30. Güneysu, T., Kasper, T., Novotný, M., Paar, C., Rupp, A. (2008): Cryptanalysis with COPACOBANA. IEEE Trans. Comput., 57(11), 1498–1513.

    MathSciNet  MATH  Google Scholar 

  31. Bailey, D. G. (2011): Design for embedded image processing on FPGAs. New York: Wiley.

    Google Scholar 

  32. Eckel, C., Bodenstorfer, E., Nachtnebel, H., Rössler, P., et al. (2006): Hochgeschwindigkeitskamera mit intelligenter Datenvorverarbeitung (in German). In Proceedings of Austrochip 2006, Vienna, Austria, Oct. 11, 2006 pp. 103–108). co-sponsored by IEEE Austria.

    Google Scholar 

  33. Kekely, L., Puš, V., Benáček, P., Kořenek, J. (2014): Trade-offs and progressive adoption of FPGA acceleration in network traffic monitoring. In Proceedings of 24th international conference on field programmable logic and applications, FPL, Munich, 2014 (pp. 1–4).

    Google Scholar 

  34. Puhm, A., Rössler, P., et al. (2008): Development of a flexible gateway platform for automotive networks. In Proceedings of the 13th IEEE international conference on emerging technologies and factory automation, ETFA, Hamburg, Germany, September 15–18, 2008. 4 pages.

    Google Scholar 

  35. Höller, R. (2008): Device for coordinated testing and for trouble-shooting in distributed embedded microprocessor systems. Patent no. WO2009097637, 2009.

  36. Rössler, P., Höller, R. (2011): A novel debug solution for distributed embedded applications and implementation options. In Proceedings of the 37th annual conference of the IEEE industrial electronics society, IECON, Nov. 7–10, 2011, Melbourne, Australia (pp. 2711–2716).

    Google Scholar 

  37. Rabaey, R. (2009): Low power design essentials. Berlin: Springer.

    Google Scholar 

  38. Lamoureux, J., Luk, W. (2008): An overview of low-power techniques for field-programmable gate arrays. In NASA/ESA conference on adaptive hardware and systems, AHS08, Noordwijk, 2008 (pp. 338–345).

    Google Scholar 

  39. Rössler, P., et al. (2008): Development of a data collection platform. In Proceedings of IEEE ISIE (international symposium on industrial electronics) 2008, June 30–July 2, 2008, Cambridge, UK (pp. 1953–1958).

    Google Scholar 

  40. Bai, Y., et al. (2013): FPGA vs dSP: a throughput and power efficiency comparison for hierarchical enumerative coding. In Proceedings of IFIP/IEEE 21st international conference on very large scale integration, VLSI-SoC, Istanbul, 2013 (pp. 318–321).

    Google Scholar 

  41. Kestur, S., Davis, J. D., Williams, O. (2010): BLAS comparison on FPGA, CPU and GPU. In Proceedings of IEEE computer society annual symposium on VLSI, Lixouri, Kefalonia, 2010 (pp. 288–293).

    Google Scholar 

  42. Liu, S., Pittman, R. N., Forin, A. (2009): Energy reduction with run-time partial reconfiguration. Technical report MSR-TR-2009-2017, Microsoft Research. Available from http://www.microsoft.com/.

  43. García, J. J., Hernández, Á., Ureña, J., García, E. (2016): FPGA-based architecture for a multisensory barrier to enhance railway safety. IEEE Trans. Instrum. Meas., 65(6), 1352–1363.

    Google Scholar 

  44. Koudelka, O., Unterberger, M., Romano, P. (2014): Nanosatellites – the BRITE and OPS-SAT missions. E&I, Elektrotech. Inf.tech., 131(6), 178–187.

    Google Scholar 

  45. Nicolaidis, M. (2011): Soft errors in modern electronic systems. Berlin: Springer.

    Google Scholar 

  46. Sterpone, L., Violante, M. (2007): A new partial reconfiguration-based fault-injection system to evaluate SEU effects in SRAM-based FPGAs. IEEE Trans. Nucl. Sci., 54(4), 965–970.

    Google Scholar 

  47. Garcia, P., Gomes, T., Salgado, F., et al. (2012): A fault tolerant design methodology for a FPGA-based softcore processor. In Proceedings of the 1st IFAC conference on embedded systems, computational intelligence and telematics in control, CESCIT, 3–5 April 2012. Würzburg, Germany (pp. 145–150).

    Google Scholar 

  48. Morgan, K. S., McMurtrey, D. L., Pratt, B. H., Wirthlin, M. J. (2007): A comparison of TMR with alternative fault-tolerant design techniques for FPGAs. IEEE Trans. Nucl. Sci., 54(6), 2065–2072.

    Google Scholar 

  49. Corporation, A. (2012): Error correction code in SoC FPGA-based memory systems. White paper WP-01179-1.2, version 1.2, 2012. Available from http://www.altera.com.

  50. Pham, H. M., Pillement, S., Piestrak, S. J. (2013): Low-overhead fault-tolerance technique for a dynamically reconfigurable softcore processor. IEEE Trans. Comput., 62(6), 1179–1192.

    MathSciNet  MATH  Google Scholar 

  51. Wenzl, M., Fibich, C., Rössler, P., Taucher, H., Matschnig, M. (2015): Logic synthesis of assertions for saftey-critical applications. In Proceedings of the 2015 IEEE international conference on industrial technology, ICIT, March 17–19, 2015, Sevilla, Spain, 6 pages.

    Google Scholar 

  52. Wenzl, M., Rössler, P., Puhm, A. (2019): Checking application-level properties using assertion synthesis. In Proceedings of the ASME/IEEE international design engineering technical conferences & computers and information in engineering conference, Anaheim, CA, USA, August 18–21, 2019. 9 pages.

    Google Scholar 

  53. Rössler, P., Höller, R., Reisner, C., Schrön, F., Ewers, E. (2018): A model railway based demonstrator for saftey-critical systems. In Proceedings of 12th European workshop on microelectronics education, Braunschweig, Germany. Sept. 24–26, 2018, 6 pages.

    Google Scholar 

  54. Fibich, C., Tauner, S., Rössler, P., Horauer, M., Matschnig, M., Taucher, H. (2019): FIJI – Fault InJection Instrumenter. EURASIP J. Embed. Syst., https://doi.org/10.1186/s13639-019-0088-7. Februar 2019, 19 pages. ISSN 1687-3963.

    Article  Google Scholar 

  55. Kerö, N., Puhm, A., Kernen, T., Mroczkowski, A. (2019): Performance and reliability aspects of clock synchronization techniques for industrial automation. Proc. IEEE, 107(6), 1011–1026.

    Google Scholar 

  56. Ray, S., Jin, Y., Raychowdhury, A. (2016): The changing computing paradigm with Internet of things: a tutorial introduction. IEEE Des. Test, 33(2), 76–96.

    Google Scholar 

  57. Miller, C., Valasek, C. (2015): Remote exploitation of an unaltered passenger vehicle. Aug., 10. Available from http://illmatics.com/Remote%20Car%20Hacking.pdf.

  58. Trimberger, S. M., Moore, J. J. (2014): FPGA security: motivations, features, and applications. Proc. IEEE 102(8), 1248–1265.

    Google Scholar 

  59. Trimberger, S. M., Moore, J. J. (2014): FPGA security: from features to capabilities to trusted systems. In Proceedings of 51st ACM/EDAC/IEEE design automation conference DAC, San Francisco, CA, 2014 (pp. 1–4).

    Google Scholar 

  60. Hunt, G., Letey, G., Nightingale, E. (2017): The seven properties of highly secure devices. Technical report MSR-TR-2017-16. Microsoft Research NExT Operating Systems Technologies Group.

  61. Gupta, G., Nowatzki, T., Gangadhar, V., Sankaralingam, K. (2017): Kickstarting semiconductor innovation with open source hardware. Computer, 50(6), 50–59.

    Google Scholar 

  62. Johnson, A. P., Chakraborty, R. S., Mukhopadhyay, D. (2015): A PUF-enabled secure architecture for FPGA-based IoT applications. IEEE Trans. Multi-Scale Comput. Syst., 1(2), 110–122.

    Google Scholar 

  63. Billmann, M., Werner, S., Höller, R., Praus, F., Puhm, A., Kerö, N. (2019): Open-source crypto IP cores for FPGAs – overview and evaluation. In Proceedings of the 27th austrochip conference on microelectronics, October 24, 2019, Vienna, Austria, co-sponsored by IEEE, Austria, 8 pages.

    Google Scholar 

  64. Silicon Austria Labs (SAL) Research Center. Website. Last accessed in Oct. 2019, see https://silicon-austria-labs.com/en/.

  65. Silicon Alps electronics cluster. Website. Last accessed in Oct. 2019, see http://www.silicon-alps.at/en/.

Download references

Acknowledgements

This work was financially supported by the Department MA23 of the City of Vienna in context to the project “FPGA 4.0”, project number MA23 19-07, as well as the Austrian Federal Ministry for Digital and Economic Affairs (BM:DW) and the National Foundation for Research, Technology and Development as related to the Josef Ressel Center “Innovative Platforms for Electronic-Based Systems” (INES), managed by the Christian Doppler Research Association.

Author information

Authors and Affiliations

  1. Department Electronics Engineering, Fachhochschule Technikum Wien, Höchstädtplatz 6, 1200, Wien, Austria

    Peter Rössler & Roland Höller

Authors
  1. Peter Rössler
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Roland Höller
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Peter Rössler.

Additional information

Publisher’s Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Rössler, P., Höller, R. Programmable logic devices – key components for today’s and tomorrow’s electronic-based systems. Elektrotech. Inftech. 137, 45–51 (2020). https://doi.org/10.1007/s00502-019-00781-w

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s00502-019-00781-w

Keywords

Schlüsselwörter

Search

Navigation