Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
Skip to main content

Advertisement

Springer Nature Link
Log in

MATLAB-Open Source Tool Based Framework for Test Generation for Digital Circuits Using Evolutionary Algorithms

  • Published:
Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

This paper proposes an automated framework for test generation for digital circuits, using evolutionary algorithms (EAs) such as Genetic Algorithm (GA) and Particle Swarm Optimization (PSO) targeting single stuck-at faults. The framework is built in MATLAB environment in conjunction with an open-source fault simulator HOPE. Finding the best test pattern with maximum fault coverage from a very large search space of digital tests is proven to be time effective in VLSI circuits using EAs. This work emphasizes upon finding the best test pattern with maximum fault coverage in fewer iterations. This indeed can significantly reduce the number of required test patterns to achieve a good fault coverage quickly. Unlike open source ATPG tool ATALANTA which can generate tests only for combinational circuits, our EA based test generation framework is able to generate test pattern for combinational as well as sequential circuits. The proposed framework has introduced test generation for sequential circuits before and after their “netlist cutting”. In this context, an automated tool which can perform “netlist cutting” for sequential circuits without altering the structure of combinational logic has been devised. The quality of generated test patterns is verified through fault simulation of some of the ISCAS’85 combinational and ISCAS’89 sequential benchmark circuits. The work has also explored the efficacy of the best test pattern through variations of genetic operators like crossover and mutation rate. Results show that the proposed GA and PSO outperforms the commonly known open source ATPG tool ATALANTA.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9

Similar content being viewed by others

Data Availability

The resulting data may be available with the corresponding author on reasonable request. No data repository is available with the manuscript.

References

  1. Abdelatty M, Gaber M, Shalan M (2021) Fault: Open-Source EDA’s Missing DFT Toolchain. In: IEEE Design Test 38(2):45–52. https://doi.org/10.1109/MDAT.2021.3051850

  2. Abramovici M, Kulikowski JJ, Menon PR, Miller DT (1986) SMART And FAST: Test Generation for VLSI Scan-Design Circuits. In: IEEE Design Test Compt 3(4):43–54. https://doi.org/10.1109/MDT.1986.294975

  3. Alateeq MM, Pedrycz W (2017) Analysis of optimization algorithms in automated test pattern generation for sequential circuits. In Proc. The IEEE Int Conf Sys Man Cybern (SMC). Banff, AB, Canada 1834–1839. https://doi.org/10.1109/SMC.2017.8122883

  4. Arslan T, O'Dare MJ (1997) A genetic algorithm for multiple fault model test generation for combinational VLSI circuits. In Proc. Second International Conference On Genetic Algorithms In Engineering Systems: Innovations And Applications. Glasgow, UK, 462–466. https://doi.org/10.1049/cp:19971224

  5. Baid A, Srivastava AK (2013) Generating test patterns for fault detection in combinational circuits using genetic algorithm". In Proc Students Conf Eng Sys (SCES), Allahabad, India, 1–4. https://doi.org/10.1109/SCES.2013.6547506

  6. Brglez F, Bryan D, Kozminski K (1989) Combinational profiles of sequential benchmark circuits. In Proc. The IEEE Int Symp Circuits Syst (ISCAS), Portland, OR, USA, 3:1929–1934. https://doi.org/10.1109/ISCAS.1989.100747

  7. Brglez F, Fujiwara H (1985) A neutral netlist of 10 combinational benchmark circuits and a target translator in Fortran. In Proc. IEEE Int Symp Circuits Sys (ISCAS’85), Kyoto, Japan

  8. Bushnell M, Agrawal V (2004) Essentials of electronic testing for digital, memory and mixed-signal VLSI circuits. 17. Springer Science & Business Media, ISBN:0–7923–7991–8.

  9. Cadence Modus DFT Software Solution from Cadence (2020) [Online]. Available at: https://www.cadence.com/en_US/home/tools/digital-design-and-signoff/test/modus-test.html

  10. Chandrasekara B (2013) Evolutionary Algorithms for Low Power Test Pattern Generator. In: Int J Comp Appl (0975 – 8887) 66(7):1–6

  11. Corno F, Prinetto P, Rebaudengo M, Reorda MS (1996) GATTO: a genetic algorithm for automatic test pattern generation for large synchronous sequential circuits. In: IEEE Trans Comput-Aided Des Integ Circuits Sys 15(8):991–1000. https://doi.org/10.1109/43.511578

  12. Fujiwara H (1985) Fan: A fanout-oriented test pattern generation algorithm. In Proc. IEEE Int Symp Circuits and Syst 671–674

  13. Goldberg DE (1989) Genetic Algorithms in Search, Optimization, and Machine Learning. Reading, MA: Addison-Wesley, P.41 ISBN0–201–15767–5

  14. Hong SJ (1993) A 15-valued fast test generation for combinational circuits. In Proc. IEEE 2nd Asian Test Symposium (ATS), Beijing, China, 113–118. https://doi.org/10.1109/ATS.1993.398789

  15. Ivask E, Raik J, Ubar R (1998) Comparison of Genetic and Random Techniques for Test Pattern Generation. Masters Thesis, Computer Engineering Department, Tallinn Technical University

  16. Kalyana RK (1997) Minimizing N-Detect Tests for Combinational Circuits. M.SC Thesis, Auburn University, Auburn, Alabama

  17. Keim M, Drechsler N, Drechsler R, Becker B (2001) Combining GAs and Symbolic Methods for High Quality Tests of Sequential Circuits. In: J Electron Test 17:37–51. https://doi.org/10.1023/A:1011193725824

  18. Kennedy J, Eberhart R (1995) Particle swarm optimization. In Proc. ICNN'95 - Int Conf Neural Netw, Perth, WA, Australia, 4:1942–1948. https://doi.org/10.1109/ICNN.1995.488968

  19. Kennedy J, Eberhart RC (1997) A discrete binary version of the particle swarm algorithm. In Proc. The IEEE International Conference on Systems, Man, and Cybernetics. Computational Cybernetics and Simulation, Orlando, FL, USA, 5:4104–4108. https://doi.org/10.1109/ICSMC.1997.637339

  20. Khera VK, Sharma RK, Gupta AK (2019) A heuristic fault based optimization approach to reduce test vectors count in VLSI testing. In: J King Saud Univ Comput Inf Sci-Elsevier 31(2):229–234. https://doi.org/10.1016/j.jksuci.2017.02.001

  21. Lee HK, Ha DS (1996) HOPE: an efficient parallel fault simulator for synchronous sequential circuits. In: IEEE Trans Comput-Aided Des Int Circuits Syst 15(9):1048–1058. https://doi.org/10.1109/43.536711

  22. Lipovský M, J. Švarc J, Gramatová E, Fišer P (2016) A new user-friendly ATPG platform for digital circuits. In Proc. 2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS), Kosice, Slovakia. 1–4. https://doi.org/10.1109/DDECS.2016.7482474

  23. Miyase K, Kajihara S (2004) XID: Don't care identification of test patterns for combinational circuits. In: IEEE Trans Comput-Aided Design Int Circuits Syst 23(2):321–326. https://doi.org/10.1109/TCAD.2003.822103

  24. Malaiya YK (1995) "Antirandom testing: getting the most out of black-box testing. In Proc. Sixth International Symposium on Software Reliability Engineering. ISSRE'95, Toulouse, France. 86–95. https://doi.org/10.1109/ISSRE.1995.497647

  25. Mehta U, Devashrayee NM, Dasgupta KS (2008) Implementation of Algorithm For Testability Measures Using MATLAB. In Proc. 3rd International Conference on Advanced Computing & Communication Technologies, ICACCT-2008, pp 1–5. Availaible at: https://www.academia.edu/57304615/Implementation_of_Algorithm_For_Testability_Measures_Using_MATLAB

  26. Musa EA, Karrar AE, Aain AK (2016) Test Pattern Generation for Integrated Circuit Test Using Distance between Vectors. In: Int J Sci Res (IJSR), ISSN(Online): 2319–7064, 5(5):2480–2485

  27. Niermann TM, Cheng WT, Patel JH (1990) PROOFS: a fast, memory efficient sequential circuit fault simulator. In Proc. 27th ACM/IEEE Design Automation Conference, Orlando, FL, USA, 535–540. https://doi.org/10.1109/DAC.1990.114913

  28. Prinetto P, Rebaudengo M, Sonza Reorda M (1994) An automatic test pattern generator for large sequential circuits based on Genetic Algorithms. In Proc Int Test Conf, Washington, DC, USA, 240–249. https://doi.org/10.1109/TEST.1994.527955

  29. Pomeranz I, Reddy LN, Reddy SM (1993) COMPACTEST: a method to generate compact test sets for combinational circuits. In: IEEE Transact Comput-Aided Design Int Circuits Syst 12(7):1040–1049. https://doi.org/10.1109/43.238040

  30. Raghuraman A (2005) To Generate a Single Test Vector to detect all/most number of faults in a given combinational circuit. [Online]. Availaible at: https://view.officeapps.live.com/op/view.aspx?src=https%3A%2F%2Fwww.eng.auburn.edu%2F~agrawvd%2FCOURSE%2FE7250_05%2FREPORTS_PROJ%2FRaghuraman_ATPG.doc&wdOrigin=BROWSELINK

  31. Rudnick EM, Patel JH, Greenstein GS, Niermann TM (1997) A genetic algorithm framework for test generation. In: IEEE Trans Comput-Aided Des Int Circuits Sys 16(9):1034–1044. https://doi.org/10.1109/43.658571

  32. Saab DG, Saab YG, Abraham JA (1992) CRIS: A test cultivation program for sequential VLSI circuits. In Proc. IEEE/ACM International Conference on Computer-Aided Design, Santa Clara, CA, USA, 216–219. https://doi.org/10.1109/ICCAD.1992.279372

  33. Schulz MH, Trischler E, Sarfert TM (1988) SOCRATES: a highly efficient automatic test pattern generation system. In: IEEE Trans Comput-Aided Des Integr Circuits Syst 7(1):126–137. https://doi.org/10.1109/43.3140

  34. Singh GP, Lakha BS (2011) Simulink Library Development and Implementation for VLSI Testing in Matlab. In Proc. International Conference on High Performance Architecture and Grid Computing. HPAGC 2011. Communications in Computer and Information Science169. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-22577-2_31

  35. Singh R, Rajawat A (2012) Implementation of Genetic Algorithm for Automatic Test Pattern Generation. In: Int J Sci Eng Res 3(4):1–6, ISSN 2229–5518

  36. Skobtsov YA, Skobtsov VY (2011) 13 Evolutionary Test Generation Methods for Digital Devices. In: M. Adamsk, A. Barkalov., M. Węgrzyn. (eds) Design of Digital Systems and Devices. Lect Notes Electr Eng 79:331–361. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-17545-9_13

  37. Srinivas M, Patnaik LM (1993) A Simulation-Based Test Generation Scheme Using Genetic Algorithms. In Proc. Sixth International Conference on VLSI Design, Bombay, India 132–135. https://doi.org/10.1109/ICVD.1993.669663

  38. Thakar S (1993) On the generation of test patterns for combinational circuits. M.SC Thesis, Virginia Tech

  39. TestMAX ATPG from Synopsys (2007) [Online]. Available at: https://www.synopsys.com/implementation-andsignoff/test-automation/testmax-atpg.html

  40. Tessent FastScan from Siemens (2019) [Online]. Available at: https://eda.sw.siemens.com/en-US/ic/tessent/test/fastscan/

  41. User’s Guide for ATALANTA (1991) Virginia Polytechnic & State University. Available at: https://github.com/hsluoyz/Atalanta

  42. Wolfram S (1983) Statistical Mechanics of Cellular Automata. Rev Mod Phys 55:601–644. https://doi.org/10.1103/RevModPhys.55.601

Download references

Funding

The work is not funded by any external agency or organization.

Author information

Authors and Affiliations

  1. Dept. of Electronics Engg, Indian Institute of Technology (Indian School of Mines), Dhanbad, India

    Priyajit Bhattacharya, Rahul Bhattacharya & Himasree Deka

Authors
  1. Priyajit Bhattacharya
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Rahul Bhattacharya
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Himasree Deka
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Rahul Bhattacharya.

Ethics declarations

Conflicts of Interests

The authors declare that they have no confict of interests.

Additional information

Responsible editor: E. Amyeen

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Bhattacharya, P., Bhattacharya, R. & Deka, H. MATLAB-Open Source Tool Based Framework for Test Generation for Digital Circuits Using Evolutionary Algorithms. J Electron Test 39, 555–570 (2023). https://doi.org/10.1007/s10836-023-06088-1

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10836-023-06088-1

Keywords

Search

Navigation