Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
Skip to main content

Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation

13th International Workshop, PATMOS 2003, Torino, Italy, September 10-12, 2003, Proceedings

  • Conference proceedings
  • © 2003

Overview

Part of the book series: Lecture Notes in Computer Science (LNCS, volume 2799)

Included in the following conference series:

Conference proceedings info: PATMOS 2003.

This is a preview of subscription content, log in via an institution to check access.

Access this book

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

eBook USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

Licence this eBook for your library

Institutional subscriptions

About this book

Welcome to the proceedings of PATMOS 2003. This was the 13th in a series of international workshops held in several locations in Europe. Over the years, PATMOS has gained recognition as one of the major European events devoted to power and timing aspects of integrated circuit and system design. Despite its signi?cant growth and development, PATMOS can still be considered as a very informal forum, featuring high-level scienti?c presentations together with open discussions and panel sessions in a free and relaxed environment. This year, PATMOS took place in Turin, Italy, organized by the Politecnico di Torino, with technical co-sponsorship from the IEEE Circuits and Systems Society and the generous support of the European Commission, as well as that of several industrial sponsors, including BullDAST, Cadence, Mentor Graphics, STMicroelectronics, and Synopsys. The objective of the PATMOS workshop is to provide a forum to discuss and investigate the emerging problems in methodologies and tools for the design of new generations of integrated circuits and systems. A major emphasis of the technical program is on speed and low-power aspects, with particular regard to modeling, characterization, design, and architectures.

Similar content being viewed by others

Keywords

Table of contents (68 papers)

  1. Gate-Level Modeling and Design

  2. Low Level Modeling and Characterization

  3. Interconnect Modeling and Optimization

  4. Asynchronous Techniques

Other volumes

  1. Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation

Editors and Affiliations

  • Departamento de Tecnología Electrónica, Universidad de Sevilla Sevilla, (Spain)

    Jorge Juan Chico

  • Politecnico di Torino, Torino, Italy

    Enrico Macii

Bibliographic Information

Publish with us