Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
Skip to main content
Springer Nature Link
Log in

Introduction

  • Chapter
  • First Online:
Software Defined Chips

  • 558 Accesses

Abstract

We are firmly convinced that when a special purpose configuration may be accomplished using available facilities, a new level of inventiveness will be exercisable.

We are firmly convinced that when a special purpose configuration may be accomplished using available facilities, a new level of inventiveness will be exercisable.

—Gerald Estrin, Western Joint Computer Conference, 1960.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. DARPAp[EB/OL]. https://www.darpa.mil. Accessed 25 Nov 2020.

  2. Moore GE. Progress in digital integrated electronics. In: IEEE international electronic devices meeting. 1975. p. 11–13.

    Google Scholar 

  3. Hennessy JL, Patterson DA. A new golden age for computer architecture. Commun ACM. 2019;62(2):48–60.

    Article  Google Scholar 

  4. Moore GE. No exponential is forever: but “forever” can be delayed! In: IEEE international solid-state circuits conference. 2003. p. 20–23.

    Google Scholar 

  5. Dennard RH, Gaensslen FH, Yu HN, et al. Design of ion-implanted MOSFET’s with very small physical dimensions. IEEE J Solid-State Circ. 1974;9(5):256–68.

    Article  Google Scholar 

  6. Dally WJ, Turakhia Y, Han S. Domain-specific hardware accelerators. Commun ACM. 2020;63(7):48–57.

    Article  Google Scholar 

  7. Makimoto T. Towards the second digital wave. Sony CX-News. 2003;33:1–6.

    Google Scholar 

  8. Hartenstein R. Trends in reconfigurable logic and reconfigurable computing. In: The 9th International conference on electronics, circuits and systems. 2002. p. 801–08.

    Google Scholar 

  9. Juyan X, Yongsheng Y. Semiconductor cycle and reconfigurable chips. Embedded Syst Appl. 2005;2:2–5.

    Google Scholar 

  10. Estrin G. Organization of computer systems: the fixed plus variable structure computer. In: IRE-AIEE-ACM’60 (Western). 1960. p. 33–40.

    Google Scholar 

  11. Dehon AE, Wawrzynek J. Reconfigurable computing: what, why, and implications for design automation. In: Proceedings 1999 design automation conference. 1999. p. 610–15.

    Google Scholar 

  12. Mirsky E, Dehon A. MATRIX: a reconfigurable computing architecture with configurable instruction distribution and deployable resources. In: FPGAs for custom computing machines. 1996. p. 1–8.

    Google Scholar 

  13. Miyamori T, Olukotun K. REMARC: reconfigurable multimedia array coprocessor (abstract). IEICE Trans Inf Syst. 1998;E82D(2):261.

    Google Scholar 

  14. Goldstein SC, Schmit H, Moe M, et al. PipeRench: a coprocessor for streaming multimedia acceleration. In: Proceedings of the 26th international symposium on computer architecture. 1999. p. 28–39.

    Google Scholar 

  15. Burger D, Keckler SW, McKinley KS, et al. Scaling to the end of silicon with EDGE architectures. Computer. 2004;37(7):44–55.

    Article  Google Scholar 

  16. Swanson S, Michelson K, Schwerin A, et al. WaveScalar. In: International symposium on microarchitecture. 2003. p. 291–02.

    Google Scholar 

  17. Singh H, Lee MH, Lu GM, et al. MorphoSys: an integrated reconfigurable system for data-parallel and computation-intensive applications. IEEE Trans Comput. 2000;49(5):465–81.

    Article  Google Scholar 

  18. Mei BF, Vernalde S, Verkest D, et al. ADRES: an architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix. In: Field programmable logic and application. 2003. p. 61–70.

    Google Scholar 

  19. Schüler E, Weinhardt M. Dynamic system reconfiguration in heterogeneous platforms. Dordrecht: Springer, Netherlands; 2009.

    Google Scholar 

  20. Hauck S, Fry TW, Hosler MM, et al. The chimaera reconfigurable functional unit. In: Proceedings the 5th annual IEEE symposium on field-programmable custom computing. 1997. p. 87–96.

    Google Scholar 

  21. Ebeling C. Compiling for coarse-grained adaptable architectures. Technical report UW-CSE- 02-06-01. Washington: University of Washington; 2002.

    Google Scholar 

  22. Park H, Fan K, Kudlur M, et al. Modulo graph embedding: mapping applications onto coarse-grained reconfigurable architectures. In: International conference on compilers, architecture and synthesis for embedded systems. 2006. p. 136–46.

    Google Scholar 

  23. Nowatzki T, Gangadhar V, Ardalani N, et al. Stream-dataflow acceleration. In: International symposium on computer architecture. 2017. p. 416–29.

    Google Scholar 

  24. Govindaraju V, Ho C, Nowatzki T, et al. DySER: Unifying functionality and parallelism specialization for energy-efficient computing. IEEE Micro. 2012;32(5):38–51.

    Article  Google Scholar 

  25. Prabhakar R, Zhang Y, Koeplinger D, et al. Plasticine: a reconfigurable architecture for parallel patterns. In: International symposium on computer architecture. 2017. p. 389–02.

    Google Scholar 

  26. Watkins MA, Nowatzki T, Carno A. Software transparent dynamic binary translation for coarse-grain reconfigurable architectures. In: IEEE international symposium on high performance computer architecture. 2016. p. 138–50.

    Google Scholar 

  27. Trimberger SM. Three ages of FPGAs: a retrospective on the first thirty years of FPGA technology. Proceedings IEEE. 2015;103(3):318–31.

    Article  Google Scholar 

  28. Rabaey J, Chandrakasan A, Nikolic B. Digital integrated circuits a design perspective. 2nd ed. New York: Pearson; 2002.

    Google Scholar 

  29. Calhoun BH, Ryan JF, Khanna S, et al. Flexible circuits and architectures for ultralow power. Proc IEEE. 2010;98(2):267–82.

    Article  Google Scholar 

  30. Poon KK, Wilton SJ, Yan A. A detailed power model for field-programmable gate arrays. ACM Trans Des Autom Electron Syst. 2005;10(2):279–302.

    Article  Google Scholar 

  31. Kuon I, Tessier R, Rose J. FPGA architecture: survey and challenges. Delft: Now Publishers Inc.; 2008.

    Google Scholar 

  32. Adhinarayanan V, Paul I, Greathouse JL, et al. Measuring and modeling on-chip interconnect power on real hardware. In: IEEE international symposium on workload characterization. 2016. p. 1–11.

    Google Scholar 

  33. Anlogic Infotech. http://www.anlogic.com. Accessed 26 Nov 2020

  34. Voogel M, Frans Y, Ouellette M, et al. Xilinx versal™ premium. IEEE Computer Society; 2020. p. 1–46.

    Google Scholar 

  35. European Commission[EB/OL]. https://cordis.europa.eu/project/id/863337. Accessed 26 Nov 2020

  36. PACT[EB/OL]. http://www.pactxpp.com. Accessed 26 Nov 2020

  37. Kim C, Chung M, Cho Y, et al. ULP-SRP: ultra low power Samsung reconfigurable processor for biomedical applications. In: 2012 International conference on field-programmable technology. 2012. p. 329–34.

    Google Scholar 

  38. Kim S, Park YH, Kim J, et al. Flexible video processing platform for 8K UHD TV. 2015 IEEE hot chips 27 symposium. 2015. p. 1.

    Google Scholar 

  39. Fujii T, Toi T, Tanaka T, et al. New generation dynamically reconfigurable processor technology for accelerating embedded AI applications. In: 2018 IEEE symposium on VLSI circuits. 2018. p. 41–42.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. School of Integrated Circuits, Tsinghua University, Beijing, China

    Shaojun Wei, Leibo Liu & Jianfeng Zhu

  2. Beijing National Research Center for Information Science and Technology, Tsinghua University, Beijing, China

    Chenchen Deng

Authors
  1. Shaojun Wei
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Leibo Liu
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Jianfeng Zhu
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Chenchen Deng
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Shaojun Wei .

Rights and permissions

Reprints and permissions

Copyright information

© 2022 Science Press

About this chapter

Check for updates. Verify currency and authenticity via CrossMark

Cite this chapter

Wei, S., Liu, L., Zhu, J., Deng, C. (2022). Introduction. In: Software Defined Chips. Springer, Singapore. https://doi.org/10.1007/978-981-19-6994-2_1

Download citation

  • DOI: https://doi.org/10.1007/978-981-19-6994-2_1

  • Published:

  • Publisher Name: Springer, Singapore

  • Print ISBN: 978-981-19-6993-5

  • Online ISBN: 978-981-19-6994-2

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics

Search

Navigation