This paper presents a design and simulation of a low-noise, low-voltage, and low-power complement... more This paper presents a design and simulation of a low-noise, low-voltage, and low-power complementary metal oxide semiconductor (CMOS) logarithmic amplifier for biomedical applications like digital hearing aid applications. The amplifier block of analog front end is used as a logarithmic amplifier, based on the progressive-compression parallel-summation architecture with DC offset cancelation by adding an off-chip coupling capacitor at each stage. A fully nontailed differential limiting amplifier with bulk-driven input pair is used to achieve larger voltage gain and low voltage operation. The proposed logarithmic amplifier was designed and simulated with process parameters variation in standard 0.18-[Formula: see text]m CMOS technology. The circuit operates with a single 0.4-V power supply voltage and dissipates 0.832[Formula: see text][Formula: see text]W. The simulated input dynamic range is about 60[Formula: see text]dB, which covers the input amplitudes ranging from 1[Formula: se...
This paper presents a design and simulation of a low-noise, low-voltage, and low-power complement... more This paper presents a design and simulation of a low-noise, low-voltage, and low-power complementary metal oxide semiconductor (CMOS) logarithmic amplifier for biomedical applications like digital hearing aid applications. The amplifier block of analog front end is used as a logarithmic amplifier, based on the progressive-compression parallel-summation architecture with DC offset cancelation by adding an off-chip coupling capacitor at each stage. A fully nontailed differential limiting amplifier with bulk-driven input pair is used to achieve larger voltage gain and low voltage operation. The proposed logarithmic amplifier was designed and simulated with process parameters variation in standard 0.18-[Formula: see text]m CMOS technology. The circuit operates with a single 0.4-V power supply voltage and dissipates 0.832[Formula: see text][Formula: see text]W. The simulated input dynamic range is about 60[Formula: see text]dB, which covers the input amplitudes ranging from 1[Formula: se...
Digital to Analog Converter (DAC) is a circuit known as a circuit of all seasons. It has wide app... more Digital to Analog Converter (DAC) is a circuit known as a circuit of all seasons. It has wide applications in various fields. Current steering has an advantages over others are in form its speed and power consumption. Non linearity error-Integrated non Linearity (INL) & Differential Non Linearity (DNL) are one of the important measure for DAC and having great impact on the performance of DAC used specifically in the field of medical. Amount of INL and DNL depends on the type of architecture say binary weighted, unary weighted or segmented DAC. Types of switching also have great impact on the INL and DNL. This article presents design and implementation of segmented DAC using various switches like NMOS, PMOS, Transmission Gate and differential switch. The concept of segmented offered the advantage in form of reduction in glitches compared to binary weighted DAC. Looking to Comparison of all, Results of DAC using Differential switch offered an advantage in from of uniform step size on output. Eventually that results in form of better INL and DNL. In order to simulate the design, cadence virtuoso tool with 180 nm MOS technology is used.
Digital to Analog Converter (DAC) is a circuit known as a circuit of all seasons. It has wide app... more Digital to Analog Converter (DAC) is a circuit known as a circuit of all seasons. It has wide applications in various fields. Current steering has an advantages over others are in form its speed and power consumption. Non linearity error-Integrated non Linearity (INL) & Differential Non Linearity (DNL) are one of the important measure for DAC and having great impact on the performance of DAC used specifically in the field of medical. Amount of INL and DNL depends on the type of architecture say binary weighted, unary weighted or segmented DAC. Types of switching also have great impact on the INL and DNL. This article presents design and implementation of segmented DAC using various switches like NMOS, PMOS, Transmission Gate and differential switch. The concept of segmented offered the advantage in form of reduction in glitches compared to binary weighted DAC. Looking to Comparison of all, Results of DAC using Differential switch offered an advantage in from of uniform step size on output. Eventually that results in form of better INL and DNL. In order to simulate the design, cadence virtuoso tool with 180 nm MOS technology is used.
This paper describes four different class-A voltage followers like basic source follower, flipped... more This paper describes four different class-A voltage followers like basic source follower, flipped voltage follower and super source follower. Each follower has several advantages and several limitations. Main aim is to characterize these voltage followers in terms of output impedance, power dissipation, ac gain and bandwidth. Both pre-layout and post layout simulation are done in 0.5µm AMI technology using mentor graphics. All Voltage Follower characterized using ideal current source and then using current mirror as a current source. Their layouts are being prepared in 0.5µm process technology. The results are used to compare the performance of above followers. For the super source follower using current Mirror as current source the output impedance is very low just 40Ω and also gain is near unity and bandwidth 100MHz is higher compare to other topologies.
This paper describes four different class-A voltage followers like basic source follower, flipped... more This paper describes four different class-A voltage followers like basic source follower, flipped voltage follower and super source follower. Each follower has several advantages and several limitations. Main aim is to characterize these voltage followers in terms of output impedance, power dissipation, ac gain and bandwidth. Both pre-layout and post layout simulation are done in 0.5µm AMI technology using mentor graphics. All Voltage Follower characterized using ideal current source and then using current mirror as a current source. Their layouts are being prepared in 0.5µm process technology. The results are used to compare the performance of above followers. For the super source follower using current Mirror as current source the output impedance is very low just 40Ω and also gain is near unity and bandwidth 100MHz is higher compare to other topologies.
Current mirror is the basic building block, which is widely used in analog VLSI design. For high ... more Current mirror is the basic building block, which is widely used in analog VLSI design. For high performance analog circuit applications, sensitivity and temperature variation should be very less. Also it has the wide range of the working frequency. This paper describes the self biased cascode current mirror and analysis of pre-layout and post-layout simulation of the proposed circuit here. To support the analysis, the design is simulated using Eldo spice, IC Station and Design Architect (Mentor Graphics). To carry out the simulation, TSMC 0.35µm technology is used. The proposed scheme has bandwidth of 159MHz and has an input current range of operation is 10µA.
International Journal of Computing and Digital Systems, 2021
This paper presents a chopper-stabilized biopotential amplifier designed to amplify ECG and EEG s... more This paper presents a chopper-stabilized biopotential amplifier designed to amplify ECG and EEG signals. Such amplifier plays an important role in the acquisition of bio-signals in analog front-end of the signal monitoring system. The proposed amplifier is designed with considering primary design goals like power, noise, gain, CMRR, area and offset. To reduce the flicker noise and offset, the chopper stabilization technique is used with OTA. As the parameters like offset, input impedance and 3-dB bandwidth are crucial for monitoring the bio-signals, the chopping frequency for the chopper modulator is carefully selected. Also, due to only one OTA which is the main power consuming block, the overall power dissipation is low. The designed architecture consumes a total power of 8 μW with the gain of 40dB and CMRR of 84 dB. It generates 31nV/√Hz with a THD of 13%. The simulations are carried out in Cadence Virtuoso using 180 nm model parameters.
2020 IEEE 17th India Council International Conference (INDICON), 2020
The power budget is a very stringent requirement for the portable biomedical instrument. In this ... more The power budget is a very stringent requirement for the portable biomedical instrument. In this paper, the bulk driven(Non-Conventional Method) two-stage operational amplifier designed and simulated for small size and low power biomedical applications. The first stage is a non-tailed differential amplifier with bias current control. The second stage is a common source amplifier with a capacitive load. The pole splitting method is utilized for stability and aspect ratios are calculated using the graphical method(gm/Id). The total power dissipation is 15.77nW for the gain level at a gain of 61dB. The simulation is performed using Cadence Virtuoso in 0.18µm CMOS technology with supply voltage 0.3V.
Current mirror is the basic building block, which is widely used in analog VLSI design. For high ... more Current mirror is the basic building block, which is widely used in analog VLSI design. For high performance analog circuit applications, sensitivity and temperature variation should be very less. Also it has the wide range of the working frequency. This paper describes the self biased cascode current mirror and analysis of pre-layout and post-layout simulation of the proposed circuit here. To support the analysis, the design is simulated using Eldo spice, IC Station and Design Architect (Mentor Graphics). To carry out the simulation, TSMC 0.35µm technology is used. The proposed scheme has bandwidth of 159MHz and has an input current range of operation is 10µA.
This paper presents a design and simulation of a low-noise, low-voltage, and low-power complement... more This paper presents a design and simulation of a low-noise, low-voltage, and low-power complementary metal oxide semiconductor (CMOS) logarithmic amplifier for biomedical applications like digital hearing aid applications. The amplifier block of analog front end is used as a logarithmic amplifier, based on the progressive-compression parallel-summation architecture with DC offset cancelation by adding an off-chip coupling capacitor at each stage. A fully nontailed differential limiting amplifier with bulk-driven input pair is used to achieve larger voltage gain and low voltage operation. The proposed logarithmic amplifier was designed and simulated with process parameters variation in standard 0.18-[Formula: see text]m CMOS technology. The circuit operates with a single 0.4-V power supply voltage and dissipates 0.832[Formula: see text][Formula: see text]W. The simulated input dynamic range is about 60[Formula: see text]dB, which covers the input amplitudes ranging from 1[Formula: se...
This paper presents a design and simulation of a low-noise, low-voltage, and low-power complement... more This paper presents a design and simulation of a low-noise, low-voltage, and low-power complementary metal oxide semiconductor (CMOS) logarithmic amplifier for biomedical applications like digital hearing aid applications. The amplifier block of analog front end is used as a logarithmic amplifier, based on the progressive-compression parallel-summation architecture with DC offset cancelation by adding an off-chip coupling capacitor at each stage. A fully nontailed differential limiting amplifier with bulk-driven input pair is used to achieve larger voltage gain and low voltage operation. The proposed logarithmic amplifier was designed and simulated with process parameters variation in standard 0.18-[Formula: see text]m CMOS technology. The circuit operates with a single 0.4-V power supply voltage and dissipates 0.832[Formula: see text][Formula: see text]W. The simulated input dynamic range is about 60[Formula: see text]dB, which covers the input amplitudes ranging from 1[Formula: se...
Digital to Analog Converter (DAC) is a circuit known as a circuit of all seasons. It has wide app... more Digital to Analog Converter (DAC) is a circuit known as a circuit of all seasons. It has wide applications in various fields. Current steering has an advantages over others are in form its speed and power consumption. Non linearity error-Integrated non Linearity (INL) & Differential Non Linearity (DNL) are one of the important measure for DAC and having great impact on the performance of DAC used specifically in the field of medical. Amount of INL and DNL depends on the type of architecture say binary weighted, unary weighted or segmented DAC. Types of switching also have great impact on the INL and DNL. This article presents design and implementation of segmented DAC using various switches like NMOS, PMOS, Transmission Gate and differential switch. The concept of segmented offered the advantage in form of reduction in glitches compared to binary weighted DAC. Looking to Comparison of all, Results of DAC using Differential switch offered an advantage in from of uniform step size on output. Eventually that results in form of better INL and DNL. In order to simulate the design, cadence virtuoso tool with 180 nm MOS technology is used.
Digital to Analog Converter (DAC) is a circuit known as a circuit of all seasons. It has wide app... more Digital to Analog Converter (DAC) is a circuit known as a circuit of all seasons. It has wide applications in various fields. Current steering has an advantages over others are in form its speed and power consumption. Non linearity error-Integrated non Linearity (INL) & Differential Non Linearity (DNL) are one of the important measure for DAC and having great impact on the performance of DAC used specifically in the field of medical. Amount of INL and DNL depends on the type of architecture say binary weighted, unary weighted or segmented DAC. Types of switching also have great impact on the INL and DNL. This article presents design and implementation of segmented DAC using various switches like NMOS, PMOS, Transmission Gate and differential switch. The concept of segmented offered the advantage in form of reduction in glitches compared to binary weighted DAC. Looking to Comparison of all, Results of DAC using Differential switch offered an advantage in from of uniform step size on output. Eventually that results in form of better INL and DNL. In order to simulate the design, cadence virtuoso tool with 180 nm MOS technology is used.
This paper describes four different class-A voltage followers like basic source follower, flipped... more This paper describes four different class-A voltage followers like basic source follower, flipped voltage follower and super source follower. Each follower has several advantages and several limitations. Main aim is to characterize these voltage followers in terms of output impedance, power dissipation, ac gain and bandwidth. Both pre-layout and post layout simulation are done in 0.5µm AMI technology using mentor graphics. All Voltage Follower characterized using ideal current source and then using current mirror as a current source. Their layouts are being prepared in 0.5µm process technology. The results are used to compare the performance of above followers. For the super source follower using current Mirror as current source the output impedance is very low just 40Ω and also gain is near unity and bandwidth 100MHz is higher compare to other topologies.
This paper describes four different class-A voltage followers like basic source follower, flipped... more This paper describes four different class-A voltage followers like basic source follower, flipped voltage follower and super source follower. Each follower has several advantages and several limitations. Main aim is to characterize these voltage followers in terms of output impedance, power dissipation, ac gain and bandwidth. Both pre-layout and post layout simulation are done in 0.5µm AMI technology using mentor graphics. All Voltage Follower characterized using ideal current source and then using current mirror as a current source. Their layouts are being prepared in 0.5µm process technology. The results are used to compare the performance of above followers. For the super source follower using current Mirror as current source the output impedance is very low just 40Ω and also gain is near unity and bandwidth 100MHz is higher compare to other topologies.
Current mirror is the basic building block, which is widely used in analog VLSI design. For high ... more Current mirror is the basic building block, which is widely used in analog VLSI design. For high performance analog circuit applications, sensitivity and temperature variation should be very less. Also it has the wide range of the working frequency. This paper describes the self biased cascode current mirror and analysis of pre-layout and post-layout simulation of the proposed circuit here. To support the analysis, the design is simulated using Eldo spice, IC Station and Design Architect (Mentor Graphics). To carry out the simulation, TSMC 0.35µm technology is used. The proposed scheme has bandwidth of 159MHz and has an input current range of operation is 10µA.
International Journal of Computing and Digital Systems, 2021
This paper presents a chopper-stabilized biopotential amplifier designed to amplify ECG and EEG s... more This paper presents a chopper-stabilized biopotential amplifier designed to amplify ECG and EEG signals. Such amplifier plays an important role in the acquisition of bio-signals in analog front-end of the signal monitoring system. The proposed amplifier is designed with considering primary design goals like power, noise, gain, CMRR, area and offset. To reduce the flicker noise and offset, the chopper stabilization technique is used with OTA. As the parameters like offset, input impedance and 3-dB bandwidth are crucial for monitoring the bio-signals, the chopping frequency for the chopper modulator is carefully selected. Also, due to only one OTA which is the main power consuming block, the overall power dissipation is low. The designed architecture consumes a total power of 8 μW with the gain of 40dB and CMRR of 84 dB. It generates 31nV/√Hz with a THD of 13%. The simulations are carried out in Cadence Virtuoso using 180 nm model parameters.
2020 IEEE 17th India Council International Conference (INDICON), 2020
The power budget is a very stringent requirement for the portable biomedical instrument. In this ... more The power budget is a very stringent requirement for the portable biomedical instrument. In this paper, the bulk driven(Non-Conventional Method) two-stage operational amplifier designed and simulated for small size and low power biomedical applications. The first stage is a non-tailed differential amplifier with bias current control. The second stage is a common source amplifier with a capacitive load. The pole splitting method is utilized for stability and aspect ratios are calculated using the graphical method(gm/Id). The total power dissipation is 15.77nW for the gain level at a gain of 61dB. The simulation is performed using Cadence Virtuoso in 0.18µm CMOS technology with supply voltage 0.3V.
Current mirror is the basic building block, which is widely used in analog VLSI design. For high ... more Current mirror is the basic building block, which is widely used in analog VLSI design. For high performance analog circuit applications, sensitivity and temperature variation should be very less. Also it has the wide range of the working frequency. This paper describes the self biased cascode current mirror and analysis of pre-layout and post-layout simulation of the proposed circuit here. To support the analysis, the design is simulated using Eldo spice, IC Station and Design Architect (Mentor Graphics). To carry out the simulation, TSMC 0.35µm technology is used. The proposed scheme has bandwidth of 159MHz and has an input current range of operation is 10µA.
Uploads
Papers by Amisha Naik