Salvato in:
Dettagli Bibliografici
Autore:CASULA, MICHELE
Titolo:Advanced VLSI microarchitectures for signal processing and on-chip communication
Pubblicazione:: Pisa University, 2009-04-18
Abstract: In actual electronic industry scenario the design of more complex systems leads engineers to explore new design paradigms both in terms of hardware and software solutions. In this thesis, the application of novel hardware paradigms are considered. In...new design paradigms both in terms of hardware and software solutions. In this thesis, the application of novel hardware paradigms are considered. In the context of image signal processing (H.264/AVC video encoding and Retinex image filtering) ASIPs emerge as optimal hardware computing solution to achieve better trade-off between performance and flexibility respect to previous ASIC, DSP solutions. Network on chip emerges as the future on-chip communication hardware for multicore System on chip.
Read more
Note:diritti: Copyright information available at source archive
application/pdf
Autori secondari:Saletti, Roberto
Fanucci, Luca
Classe MIUR:ING-INF/05
Risorsa digitale:Copia depositata in BNCF Repository di Ateneo
Copia depositata in BNCF Repository di Ateneo
LEADER 01798nam a2200289 n 4500
001 TD20015098
005 20190306.0
049 |a TDMAGDIG 
100 |a 20190501d2009 --k--ita-50----ba  
101 1 |a it 
200 1 |a Advanced VLSI microarchitectures for signal processing and on-chip communication  |b Tesi di dottorato 
210 1 |c Pisa University  |d 2009-04-18 
300 |a diritti: info:eu-repo/semantics/closedAccess  |a diritti: Copyright information available at source archive 
328 0 |b tesi di dottorato  |c ING-INF/05  |e Pisa University 
330 |a In actual electronic industry scenario the design of more complex systems leads engineers to explore new design paradigms both in terms of hardware and software solutions. In this thesis, the application of novel hardware paradigms are considered. In the context of image signal processing (H.264/AVC video encoding and Retinex image filtering) ASIPs emerge as optimal hardware computing solution to achieve better trade-off between performance and flexibility respect to previous ASIC, DSP solutions. Network on chip emerges as the future on-chip communication hardware for multicore System on chip.  
336 |a application/pdf 
689 0 |a ING-INF/05  |c TDR 
700 0 |a CASULA, MICHELE 
702 0 |a Saletti, Roberto 
702 0 |a Fanucci, Luca 
801 3 |a IT  |b IT-FI0098 
856 4 |u http://memoria.depositolegale.it/*/http://etd.adm.unipi.it/theses/available/etd-03312009-170325/  |2 http://etd.adm.unipi.it/theses/available/etd-03312009-170325/ 
856 4 |u http://memoria.depositolegale.it/*/http://etd.adm.unipi.it/theses/available/etd-03312009-170325/BNCaccess/Tesi_Casula.pdf  |2 http://etd.adm.unipi.it/theses/available/etd-03312009-170325/BNCaccess/Tesi_Casula.pdf 
977 |a  CR 
997 |a CF 
FMT |a TD 
FOR |a TD 
Tesi di dottorato | Lingua: | Paese: | BID: TD20015098
Visualizza in formato Unimarc
Biblioteca Inventario Volume Collocazione Fruizione status