(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization

International Bureau





(10) International Publication Number WO 2015/039759 A1

(43) International Publication Date 26 March 2015 (26.03.2015)

(51) International Patent Classification: *H03M 13/11* (2006.01) *H03M 13/13* (2006.01)

(21) International Application Number:

PCT/EP2014/002544

(22) International Filing Date:

18 September 2014 (18.09.2014)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

14/031,505 19 September 2013 (19.09.2013)

US

- (71) Applicant: U-BLOX AG [CH/CH]; Zürcherstrasse 68, CH-8800 Thalwil (CH).
- (72) Inventors: MAHDI, Ahmed S.; Pavlou Nirvana 28, GR-26443 Patras (GR). KANISTRAS, Nikolaos L.; Avlidos 24, GR-26332 Patras (GR). PALIOURAS, Vassilis; Mnesicleous 1, GR-26442 Patras (GR).
- (74) Agent: U-BLOX AG; Patent Engineer, Zürcherstrasse 68, CH-8800 Thalwil (CH).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM,

DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Declarations under Rule 4.17:

 as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii))

Published:

- with international search report (Art. 21(3))
- with amended claims (Art. 19(1))

(54) Title: ENCODING OF LOW-DENSITY PARITY CHECK FOR DIFFERENT LOW-DENSITY PARITY CHECK (LDPC) CODES SHARING COMMON HARDWARE RESOURCES




FIG. 1

(57) Abstract: The present invention is directed toward a parity check encoder for low density parity check (LDPC) codes and to an encoding method. In accordance with an embodiment, an encoder for error correction coding comprises: first hardware resources configured to receive a message bits vector and to compute an intermediate parity bits vector from the message bits vector wherein the intermediate parity bits vector is computed based on a sub-matrix of a parity check matrix corresponding to the message bits; and second hardware resources configured to compute a parity bits vector from the intermediate parity bits vector, wherein the second hardware resources are configured to compute parity bits for multiple different codes, and wherein portions of the hardware resources that are configured to compute the parity bits for a particular one of the codes are commonly shared with portions of the hardware resources that are configured to compute the parity bits for another particular one of the codes. Thus, the same encoder hardware can perform encoding for different block lengths and/or code rates using reduced storage and hardware complexity requirements.



ENCODING OF LOW-DENSITY PARITY CHECK FOR DIFFERENT LOW-DENSITY PARITY CHECK (LDPC) CODES SHARING COMMON HARDWARE RESOURCES

Background of the Invention

[0001] The present invention relates to the field of error correction coding and decoding. More particularly, the present invention relates to Low Density Parity Check (LDPC) codes and to an LDPC encoder.

[0002] The process of transmitting digital data can introduce errors into the data. As a result, the received data can be different from the transmitted data. Such errors are typically caused by noise that is present in the transmission channel. The amount of errors is generally related to the transmission signal strength in relation to the amount of noise present. Error correction coding is a technique by which redundancy is inserted into the data prior to transmission. Upon reception, this redundancy is used in an attempt to correct errors that were introduced during the transmission process.

[0003] Block coding is a type of error correction coding in which the digital data to be transmitted is broken into messages of fixed size. Prior to transmission, each message is encoded into a codeword (also referred to as a "block") by an encoder. Redundancy, referred to as parity data, is inserted during the encoding process so that the codewords are made larger than the messages. Each codeword includes both message bits and parity bits. Assume that the codewords each consist of n bits. Only certain patterns of n bits are valid codewords; the remaining patterns are invalid. The codewords are then transmitted, which may cause the codewords to become corrupted. Upon reception, a decoder attempts to infer the original messages from the received, and possibly corrupted, codewords.

[0004] A generator matrix can be used during the encoding process to encode the messages into valid codewords. Upon reception, a parity check matrix can be used during the decoding process to generate an error vector, where the error vector indicates the presence of errors in the received codeword.

[0005] A linear block error correction code is one in which any linear combination of valid codewords is also a valid codeword. Low Density Parity Check (LDPC) codes are a subcategory of linear block error correction codes characterized by a sparse parity check matrix. This means that the parity check matrix consists mainly of 0's and a

relatively small number of 1's. LDPC codes were first introduced in the 1960's but have more recently received increased attention. This is due at least in part to inherent parallelism in decoding which makes LDPC codes suitable for hardware implementation and due to flexibility in designing LDPC codes, which allows LDPC codes to be used in a variety of applications. A number of telecommunications standards use a set of LDPC codes having a variety of block lengths and code rates. The code rate can be defined as the portion of non-redundant data contained in each block.

[0006] The generator matrix for LDPC codes is generally not sparse. This means that the encoding process for an LDPC code can have high complexity. In an effort to reduce encoding complexity, some encoding schemes use the parity check matrix to compute the codewords during the encoding process. This is possible because the parity check matrix is related to the generator matrix in that the parity check matrix for each particular LDPC code can be derived from the generator matrix for that code. The parity check matrix can be partitioned into sub-matrices. The parity bits for each codeword can be computed from the message bits using the sub-matrices.

[0007] Some LDPC encoders employ backward substitution. This approach is used to avoid inversion of the parity check sub-matrix in an effort to reduce complexity of the encoding computations. However, parallelization of the backward substitution procedure introduces high complexity. Also, to implement the backward substitution procedure for LDPC codes having different of block lengths and code rates, at least the non-zero elements for multiple sub-matrices need to be stored (i.e. one per code length, per code rate), which requires large memories. In addition to the storage requirements, implementation of these procedures tends to require complex hardware.

Summary of the Invention

[0008] The present invention is directed toward a parity check encoder for low density error correction codes and to an encoding method. In accordance with an embodiment, an encoder for error correction coding comprises: first hardware resources configured to receive a message bits vector and to compute an intermediate parity bits vector from the message bits vector wherein the intermediate parity bits vector is computed based on a sub-matrix of a parity check matrix; and second hardware resources configured to

compute a parity bits vector from the intermediate parity bits vector, wherein the second hardware resources are configured to compute parity bits for multiple different codes, and wherein portions of the hardware resources that are configured to compute the parity bits for a particular one of the codes are commonly shared with portions of the hardware resources that are configured to compute the parity bits for another particular one of the codes.

[0009] In accordance with a further embodiment, a method of encoding an error correction code comprises: computing an intermediate parity bits vector from a message bits vector using a sub-matrix of a parity check matrix; and computing a parity bits vector from the intermediate parity bits vector using fixed hardware resources that are configured to compute parity bits for multiple different codes and wherein portions of the hardware resources that are configured to compute the parity bits for a particular one of the codes are commonly shared with portions of the hardware resources that are configured to compute the parity bits for another particular one of the codes.

Brief Description of the Drawings

- [0010] The present invention is described with respect to particular exemplary embodiments thereof and reference is accordingly made to the drawings in which:
- [0011] Figure 1 illustrates a communication system in which embodiments of the present invention can be implemented;
- [0012] Figure 2 illustrates a parity check encoder in accordance with an embodiment of the present invention;
- [0013] Figure 3 illustrates partitioning of a parity check matrix in accordance with an embodiment of the present invention;
- [0014] Figure 4 illustrates a method of computing parity check bits in accordance with an embodiment of the present invention;
- [0015] Figure 5 illustrates the inverse of the transpose of a parity check sub-matrix for a particular error correction code in accordance with an embodiment of the present invention;

[0016] Figure 6 illustrates the inverse of the transpose of a parity check sub-matrix for an alternative error correction code in accordance with an embodiment of the present invention;

- [0017] Figure 7 illustrates XOR hardware resources that are shared among different error correction codes in accordance with an embodiment of the present invention;
- [0018] Figure 8 illustrates an exemplary hardware implementation for generating the intermediate parity bits vector in accordance with an embodiment of the present invention;
- [0019] Figure 9 illustrates an exemplary hardware implementation for generating the parity bits vector in accordance with an embodiment of the present invention;
- [0020] Figure 10 illustrates exemplary hardware implementations for generating a parity bit for each of four error correction codes to which hardware resource sharing in accordance with embodiments of the present invention can be applied;
- [0021] Figure 11 illustrates an exemplary hardware implementation in which hardware resources are shared among four different error correction codes in accordance with an embodiment of the present invention; and
- [0022] Figure 12 illustrates an exemplary hardware implementation in which hardware resources are shared among different parity bits of different error correction codes in accordance with an embodiment of the present invention.

Detailed Description of a Preferred Embodiment of the Invention

- [0023] The present invention exploits particular features of a set of error correction codes in order to reduce storage and hardware complexity requirements of an encoder. Embodiments of the present invention allow the same encoder hardware to perform encoding for different block lengths and code rates. Thus, hardware resources of the encoder can be shared among the different block lengths and code rates supported by the encoder. Embodiments of the present invention are useful for encoding low density parity check (LDPC) codes.
- [0024] Figure 1 illustrates a communication system 100 in which embodiments of the present invention can be implemented. As shown in Figure 1, digital data 102 to be transmitted is input to a transmitter 104. The transmitter 104 can include an encoder 106

and a modulator 108. The encoder 106 performs error correction coding on the data, for example, by breaking the data 102 into messages of fixed size and encoding the messages into codewords. Redundancy, in the form of parity bits, is inserted during the encoding process so that the codewords are made larger than the messages.

[0025] The modulator 108 can then prepare the codewords for transmission by modulating one or more carrier signals in accordance with the codewords. As an example, the modulation can be performed in accordance with orthogonal frequency division multiplexing (OFDM). Each modulated and encoded signal can then be transmitted via a communication channel 110. The channel 110 can be, for example, a wireless communication channel which can be, for example, part of a wireless local area network (WLAN).

[0026] A receiver 112 receives the transmitted signal from the channel 110. The receiver 112 can include a demodulator 114 and a decoder 116. The demodulator 114 demodulates the received signal to reconstruct the codewords. The codewords can then be decoded by the decoder 116 in order to reconstruct the original data 102. While the decoder 116 can correct certain errors introduced by the communication process, the data 118 output from the decoder 112 can differ from the original data 102 due to uncorrected errors that remain.

[0027] Figure 2 illustrates a parity check encoder 200 in accordance with an embodiment of the present invention. The parity check encoder 200 can be included in the encoder 106 of Figure 1. The parity check encoder 200 receives an information bits vector s. The information bits vector s contains message bits. The parity check encoder 200 uses the message bits to produce a parity bits vector p. The parity bits vector p contains parity bits that correspond to the message bits input to the encoder 200. The encoder 106 of Figure 1 may perform functions that are in addition to that of the parity check encoder 200. For example, the encoder 106 may perform padding in which bits are added to the message bits prior to computing the parity check bits. The encoder 106 may perform puncturing and repeating after computing the parity check bits. The padding, puncturing and repeating can be, for example, performed in accordance with IEEE 802.11n/ac standards. Portions of the encoder 106, including the parity check encoder

200, can be implemented in hardware using field programmable gate arrays (FPGAs), application specific integrated circuits (ASICs) or other types of circuitry.

[0028] The parity bits of a codeword in accordance with LDPC encoding can be defined by the following Equation (1):

$$p = s.H_1^T.(H_2^T)^{-1},$$
 (1)

[0029] where s is the information bits vector, p is the parity bits vector, H_1^T and H_2^T are the transposed H_1 and H_2 , which are two sub-matrices of the parity check matrix H of the code.

[0030] Thus, the parity check matrix H can be partitioned into two sub-matrices H_1 and H_2 , which are transposed to form the matrices H_1^T and H_2^T . Figure 3 illustrates partitioning of a parity check matrix H into two sub-matrices H_1 and H_2 in accordance with an embodiment of the present invention.

[0031] A two-step encoding algorithm can be used to implement Equation (1), according to Equations (2) and (3):

$$p_1 = s.H_1^T, (2)$$

$$p = p_1 \cdot (H_2^{\mathsf{T}})^{-1} \,. \tag{3}$$

[0032] where p_1 is an intermediate parity bits vector and $(H_2^T)^{-1}$ is the inversion of sub-matrix H_2^T .

[0033] Figure 4 illustrates a method 400 of computing parity bits in accordance with an embodiment of the present invention. The method 400 can be performed by the parity check encoder 200 of Figure 2. In a step 402, an intermediate parity bits vector p_1 is computed. The intermediate parity bits vector p_1 can be computed in step 302 in accordance with Equation (2) above. In a step 404, the parity bits vector p is computed. The parity bits vector p can be computed in accordance with Equation (3) above. [0034] The steps 402 and 404 comprise the multiplication of a row-vector by two unique matrices. For the case of binary codes, the parity check matrices are binary also. Therefore, Equations (2) and (3) can be implemented in a GF(2) (i.e. a Galois field of two elements) and their computational complexity is proportional to the total number of ones in both matrices H_1^T and $(H_2^T)^{-1}$. The sub-matrix H_1^T is sparse; while due to the inversion operation, the inverted matrix $(H_2^T)^{-1}$ is generally quite dense.

[0035] For the case that H is Quasi-Cyclic (QC), composed of $z \times z$ circulant submatrices and $z \times z$ zero sub-matrices, the resulted inverted matrix $(H_2^T)^{-1}$ is also composed of $z \times z$ circulant sub-matrices and $z \times z$ zero sub-matrices; however, it is denser than the H_2^T matrix. The density of H_1^T is low because it is a sub-matrix of H, which is sparse. Therefore, the computation of Equation (3) is more involved than that of Equation (2).

[0036] In a system that supports several codes of different block lengths and/or different code rates, the different codes can have common parts among the columns of their parity check matrices. In this case, it has been found that the $(H_2^T)^{-1}$ sub-matrices can have common parts among their columns also. Particularly, in the case the following two features are met by the structure of the parity check matrices, namely,

[0037] all of the parity check matrices are binary and QC, and

[0038] the H_2^T sub-matrices have dual-diagonal structure,

[0039] then it has been observed that the overlap among the columns of the $(H_2^T)^{-1}$ sub-matrices is proportional to the overlap among the corresponding H_2^T sub-matrices. Codes having these two features are referred to as supported codes.

[0040] Figure 5 illustrates a parity check sub-matrix for a particular LDPC error correction code having a block length of 648 and a rate of 5/6. Figure 6 illustrates a parity check sub-matrix for a second LDPC error correction code having a block length of 648 and a rate of 1/2. Figures 5 and 6 show where the marked rows of the $(H_2^T)^{-1}$ sub-matrix for the first code are encountered at the $(H_2^T)^{-1}$ sub-matrix of the second code.

[0041] Referring again to Figure 4, step 402 can be implemented with hardware, such as field programmable gate arrays (FPGAs), application specific integrated circuits (ASICs) or other types of circuitry that performs vector matrix multiplication.

[0042] Step 404 can be implemented in hardware using XOR-gate trees. In this case, the common parts among the $(H_2^T)^{-1}$ sub-matrices of the supported codes correspond to common parts among the trees of XOR gates that implement the encoding of these codes. This is a sub-expressions problem and is exploited by the invention to share hardware resources, resulting to reduction of the encoder hardware requirements. Therefore, step 404 is performed using shared XOR resources. Such XOR resources can be implemented

as field programmable gate arrays (FPGAs), application specific integrated circuits (ASICs) or other types of circuitry.

[0043] Figure 7 illustrates XOR hardware resources 700 that are shared among different error correction codes in accordance with an embodiment of the present invention. The XOR hardware resources that generate each parity bit include an array of XOR logic gates 702 and one or more multiplexers 704. As shown in Figure 7, the bits from the intermediate parity bits vector p_1 , are applied to inputs of the array of XOR logic gates 702. Outputs of the XOR logic gates 702 are coupled to inputs of a multiplexer 704. A select input to the multiplexer 704 controls which of the inputs of the multiplexer 704 is routed to the output of the multiplexer 704 to thereby form the corresponding parity bit. The select input value corresponds to the particular one of the multiple codes that the encoder is currently implementing.

[0044] For purposes of illustration, the hardware resources 700 are shown in simplified form for single parity bit. The particular arrangement of the XOR logic gates 702 and multiplexers 704 will depend upon each of the block lengths and code rates to be implemented by the encoder as well as the particular locations of the ones and zeros in the parity check sub-matrices for each such code. Common sub-expression solving techniques can be used to generate the particular arrangement of the hardware resources 700. The common sub-expression solving techniques can be performed using the corresponding $(H_2^T)^{-1}$ sub-matrices of the supported codes. Once the particular arrangement of the hardware resources is determined, the arrangement can be fixed. Only the parity values applied as inputs and the select inputs to the multiplexers need to be changed so that the hardware resources are capable of encoding a different code having a different block length and/or a different rate.

[0045] The common parts of the columns of the XOR trees that implement Equation (3), for the case of multiple supported codes by a communication system, are commonly shared during encoding each of these codes, resulting in an overall reduction of the encoder hardware requirements. This contributes to non-negligible decrease of the complexity and area of the encoder architecture. Specifically, embodiments of the present invention may support encoding in accordance with IEEE standard 802.11, and

thus the multiple supported codes may include LDPC codes with block lengths selected from 648, 1296, and 1944 bits and with code rates selected from 1/2, 2/3, 3/4 and 5/6.

[0046] As an illustrative example, assume the case of a code wherein the parity check matrix is

$$H = \begin{bmatrix} 1 & 0 & 1 & 1 & 1 & 0 \\ 0 & 1 & 1 & 0 & 1 & 1 \\ 1 & 0 & 1 & 0 & 0 & 1 \end{bmatrix}.$$

[0047] Matrix H is partitioned into two sub-matrices $H = [H_1|H_2]$, where

$$H_1 = \begin{bmatrix} 1 & 0 & 1 \\ 0 & 1 & 1 \\ 1 & 0 & 1 \end{bmatrix}$$
 and $H_2 = \begin{bmatrix} 1 & 1 & 0 \\ 0 & 1 & 1 \\ 0 & 0 & 1 \end{bmatrix}$.

[0048] Since the transposed H_1 is

$$H_1^T = \begin{bmatrix} 1 & 0 & 1 \\ 0 & 1 & 0 \\ 1 & 1 & 1 \end{bmatrix}$$

the elements of the intermediate parity vector $p_1 = [p_1(1) \ p_1(2) \ p_1(3)]$ (given by Equation (2)) are computed by the following expressions

$$p_1(1) = s_1 \otimes s_3$$
,
 $p_1(2) = s_2 \otimes s_3$,
 $p_1(3) = s_1 \otimes s_3$,

where $s = [s_1 \ s_2 \ s_3]$ is the message vector and \otimes denotes the exclusive or (XOR) operation.

[0049] A possible hardware implementation of the above equations is depicted in Figure 8 and is obtained by mapping each XOR operation to a two-input XOR gate. Thus, Figure 8 illustrates an exemplary hardware implementation for generating the intermediate parity bits vector p_1 . It will be apparent that further logic-level optimizations are possible.

[0050] Returning to the foregoing example, we show how Equation (3) can be implemented in hardware. Initially, the transposed H_2 is inverted in the Galois field GF(2) to give

$$(H_2^T)^{-1} = \begin{bmatrix} 1 & 0 & 0 \\ 1 & 1 & 0 \\ 1 & 1 & 1 \end{bmatrix}$$

and subsequently the row-vector by matrix product of Equation (3) is evaluated to give the elements of the parity vector p

$$p(1) = p_1(1) \otimes p_1(2) \otimes p_1(3),$$

$$p(2) = p_1(2) \otimes p_1(3),$$

$$p(3) = p_1(3).$$

[0051] The corresponding hardware implementation is depicted in Figure 9. Thus, Figure 9 illustrates an exemplary hardware implementation for generating the parity bits vector in accordance with Equation (3).

[0052] As an example of resource sharing, consider an architecture that supports four codes, namely A, B, C and D. Let the first parity bit $p_j(1)$, j = A, B, C, D of each code be computed according to

$$\begin{split} p_A(1) &= \ p_1(1) \otimes p_1(2), \\ p_E(1) &= \ p_1(1) \otimes p_1(2) \otimes p_1(3) \,, \\ p_C(1) &= \ p_1(1) \otimes p_1(2) \otimes p_1(3) \otimes p_1(4) \otimes p_1(5) \,, \\ p_D(1) &= \ p_1(1) \otimes p_1(2) \otimes p_1(3) \otimes p_1(5) \otimes p_1(6) \otimes p_1(7) \,. \end{split}$$

[0053] In this example, the first column of each of the inverted transposed parity check sub-matrices, corresponding to each code can be

$$(H_{2}^{T})_{A}^{-1}(1) = \begin{bmatrix} 1\\1\\0\\0\\0\\0 \end{bmatrix} \qquad (H_{2}^{T})_{B}^{-1}(1) = \begin{bmatrix} 1\\1\\1\\0\\0\\0\\0 \end{bmatrix}$$
$$(H_{2}^{T})_{D}^{-1}(1) = \begin{bmatrix} 1\\1\\1\\1\\0\\0\\0 \end{bmatrix} \qquad (H_{2}^{T})_{D}^{-1}(1) = \begin{bmatrix} 1\\1\\1\\0\\1\\1\\1 \end{bmatrix},$$

where common rows can be identified as described herein. Using the design method described herein, four circuits, one for each code, are obtained and shown in Figure 10. Figure 10 illustrates exemplary hardware implementations for generating a parity bit as in Equation (3) for each of four different error correction codes.

[0054] The hardware implementation of Figure 10 requires twelve (12) XOR gates. The present invention reduces hardware by reusing partial results. We initially identify common sub-expressions in the equations that derive the parity bit values. In this example, we notice that the value of $p_A(1)$ can be reused *per se* in the computation of $p_B(1)$ allowing us to write

$$p_A(1) = p_1(1) \otimes p_1(2),$$

$$p_B(1) = p_A(1) \otimes p_1(3).$$

[0055] Furthermore by defining $g = p_E(1) \otimes p_1(5)$ the computation of $p_C(1)$ and $p_D(1)$ is written as

$$p_{C}(1) = g \otimes p_{1}(4),$$

$$p_{D}(1) = g \otimes p_{1}(6) \otimes p_{1}(7),$$

where $p_{X}(n)$ denotes the *n*-th parity bit for the case of code X.

[0056] A possible hardware implementation of the modified equations that use common subexpression sharing is depicted in Figure 11. In this example it can be seen that only six (6) two-input XOR gates are required, compared to the twelve (12) gates required in Figure 10. Thus, Figure 11 illustrates an exemplary hardware implementation in which hardware resources are shared among four different error correction codes. The circuit of Figure 11 can produce a parity bit for a code of choice at each instance.

[0057] In the examples above, the parity bits are generated by separate XOR trees. In some embodiments, the XOR gates may also be shared among different parity bits. It is possible to share XOR gates among different trees that compute parity bits for the same or a different supported code, as illustrated in the following example.

[0058] Let the third parity bit for code B be $p_B(3)$ and the sixth parity bit for code C be $p_C(6)$. Furthermore, assume that the particular parity bits are computed as

$$p_E(3) = p_1(1) \otimes p_1(3)$$
 and $p_C(6) = p_1(1) \otimes p_1(3) \otimes p_1(6) = p_E(3) \otimes p_1(6)$.

[0059] Notice that the first expression above is reused in the second expression. Figure 12 indicates the corresponding hardware portion sharing. More particularly, Figure 12 illustrates an exemplary hardware implementation in which hardware resources are shared among different parity bits of different error correction codes.

[0060] In case that hardware is shared among XOR trees for different parity bits and/or codes corresponding logic is required to select the appropriate output bit for each case, as shown in Figure 12. In case the codes are of different length some selection logic can be omitted. Thus, in the example above, if code B has only three parities, the selection logic for the sixth parity bit can be omitted.

[0061] The foregoing detailed description of the present invention is provided for the purpose of illustration and is not intended to be exhaustive or to limit the invention to the embodiments disclosed. Accordingly, the scope of the present invention is defined by the appended claims.

Claims

What is claimed is:

1 A method of encoding an error correction code, comprising steps of: 1.

2 computing an intermediate parity bits vector from a message bits vector using a 3

- sub-matrix of a parity check matrix; and
- computing a parity bits vector from the intermediate parity bits vector using fixed 4
- hardware resources that are configured to compute parity bits for multiple different codes 5
- and wherein portions of the hardware resources that are configured to compute the parity 6
- bits for a particular one of the codes are commonly shared with portions of the hardware 7
- resources that are configured to compute the parity bits for another particular one of the 8
- 9 codes.
- The method according to claim 1, further comprising determining an arrangement 1 2.
- for the hardware resources using common sub-expression solving techniques. 2
- The method according to claim 1, wherein the parity check matrix is partitioned 1 3.
- 2 and transposed to form the sub-matrix.
- The method according to claim 1, wherein the sub-matrix used for said computing 1 4.
- the intermediate parity bits vector comprises a first sub-matrix of the parity check matrix 2
- and wherein the common sub-expression solving techniques are performed using an 3
- inversion of a second sub-matrix of the parity check matrix. 4
- The method according to claim 1, wherein the parity check matrix is partitioned 1 5.
- 2 and transposed to form the second sub-matrix.
- The method according to claim 1, wherein hardware resources are shared among 1 6.
- different parity bits of different error correction codes. 2

1 7. The method according to claim 1, wherein the hardware resources comprise an

- 2 array of logic XOR gates.
- 1 8. The method according to claim 7, wherein the commonly shared portions of the
- 2 hardware resources comprise commonly shared XOR logic gates.
- 1 9. The method according to claim 7, wherein the hardware resources comprise
- 2 multiplexers, one for each of the parity bits of the parity bits vector.
- 1 10. The method according to claim 1, wherein the multiple different codes differ in at
- 2 least their block lengths or code rates.
- 1 11. The method according to claim 1, generating a codeword in accordance with an
- 2 error correction code from the parity bits vector and the message bits vector.
- 1 12. The method according to claim 11, wherein the error correction code is a low
- 2 density parity check (LDPC) code.
- 1 13. An encoder for error correction coding, comprising:
- 2 first hardware resources configured to receive a message bits vector and to
- 3 compute an intermediate parity bits vector from the message bits vector wherein the
- 4 intermediate parity bits vector is computed based on a sub-matrix of a parity check
- 5 matrix; and
- second hardware resources configured to compute a parity bits vector from the
- 7 intermediate parity bits vector, wherein the second hardware resources are configured to
- 8 compute parity bits for multiple different codes and wherein portions of the hardware
- 9 resources that are configured to compute the parity bits for a particular one of the codes
- are commonly shared with portions of the hardware resources that are configured to
- compute the parity bits for another particular one of the codes.

1 14. The encoder according to claim 13, wherein an arrangement for the hardware

- 2 resources is determined from a common sub-expression solution.
- 1 15. The encoder according to claim 13, wherein the parity check matrix is partitioned
- 2 and transposed to form the sub-matrix.
- 1 16. The encoder according to claim 13, wherein the sub-matrix comprises a first sub-
- 2 matrix of the parity check matrix and wherein the common sub-expression solution is
- 3 based on an inversion of a second sub-matrix of the parity check matrix.
- 1 17. The encoder according to claim 13, wherein the parity check matrix is partitioned
- 2 and transposed to form the second sub-matrix.
- 1 18. The encoder according to claim 13, wherein portions of the hardware resources
- 2 are shared among different parity bits of different error correction codes.
- 1 19. The encoder according to claim 13, wherein the second hardware resources
- 2 comprise an array of logic XOR gates.
- 1 20. The encoder according to claim 19, wherein the commonly shared portions of the
- 2 second hardware resources comprise commonly shared XOR logic gates.
- 1 21. The encoder according to claim 19, wherein the second hardware resources
- 2 comprise multiplexers, one for each of the parity bits of the parity bits vector.
- 1 22. The encoder according to claim 13, wherein the multiple different codes differ in
- 2 at least their block lengths or code rates.
- 1 23. The encoder according to claim 13, wherein the encoder is configured to generate
- 2 a codeword in accordance with an error correction code from the parity bits vector and
- 3 the message bits vector.

1 24. The encoder according to claim 23, wherein the error correction code is a low

2 density parity check (LDPC) code.

AMENDED CLAIMS received by the International Bureau on 04 February 2015 (04.02.2015)

1	1. A method of encoding an error correction code, comprising steps of:
2	computing an intermediate parity bits vector from a message bits vector using
3	a sub-matrix of a parity check matrix; and
4	computing a parity bits vector from the intermediate parity bits vector using
5	fixed hardware resources comprising logic gate trees that are configured to compute
6	parity bits for multiple different codes and wherein an arrangement for the hardware
7	resources is determined from a common sub-expression solution such that portions of
8	the hardware resources that are configured to compute the parity bits for a particular
9	one of the codes are commonly shared with portions of the hardware resources that
10	are configured to compute the parity bits for another particular one of the codes.

3. The method according to claim 1, wherein the parity check matrix is partitioned and transposed to form the sub-matrix.

- 4. The method according to claim 1, wherein the sub-matrix used for said computing the intermediate parity bits vector comprises a first sub-matrix of the parity check matrix and wherein the common sub-expression solution is determined using an inversion of a second sub-matrix of the parity check matrix.
 - 5. The method according to claim 4, wherein the parity check matrix is partitioned and transposed to form the second sub-matrix.
 - 6. The method according to claim 1, wherein hardware resources are shared among different parity bits of the multiple different codes.
 - 7. The method according to claim 1, wherein the hardware resources comprise an array of logic XOR gates.
- 8. The method according to claim 7, wherein the commonly shared portions of the hardware resources comprise commonly shared XOR logic gates.

9. The method according to claim 7, wherein the hardware resources comprise multiplexers, one for each of the parity bits of the parity bits vector.

- 10. The method according to claim 1, wherein the multiple different codes differ in at least their block lengths or code rates.
- 11. The method according to claim 1, generating a codeword in accordance with an error correction code from the parity bits vector and the message bits vector.
- 12. The method according to claim 11, wherein the error correction code is a low density parity check (LDPC) code.
 - 13. An encoder for error correction coding, comprising:

first hardware resources configured to receive a message bits vector and to compute an intermediate parity bits vector from the message bits vector wherein the intermediate parity bits vector is computed based on a sub-matrix of a parity check matrix; and


second hardware resources configured to compute a parity bits vector from the intermediate parity bits vector, wherein the second hardware resources comprise logic gate trees that are configured to compute parity bits for multiple different codes and wherein an arrangement for the hardware resources is determined from a common sub-expression solution such that portions of the hardware resources that are configured to compute the parity bits for a particular one of the codes are commonly shared with portions of the hardware resources that are configured to compute the parity bits for another particular one of the codes.

- 15. The encoder according to claim 13, wherein the parity check matrix is partitioned and transposed to form the sub-matrix.
- 16. The encoder according to claim 13, wherein the sub-matrix comprises a first sub-matrix of the parity check matrix and wherein the common sub-expression solution is based on an inversion of a second sub-matrix of the parity check matrix.


1 17. The encoder according to claim 1613, wherein the parity check matrix is 2 partitioned and transposed to form the second sub-matrix. 18. The encoder according to claim 13, wherein portions of the hardware 1 2 resources are shared among different parity bits of the multiple different codes. 1 19. The encoder according to claim 13, wherein the second hardware resources 2 comprise an array of logic XOR gates. 20. 1 The encoder according to claim 19, wherein the commonly shared portions of 2 the second hardware resources comprise commonly shared XOR logic gates. 1 21. The encoder according to claim 19, wherein the second hardware resources 2 comprise multiplexers, one for each of the parity bits of the parity bits vector. 22. 1 The encoder according to claim 13, wherein the multiple different codes differ 2 in at least their block lengths or code rates. 1 23. The encoder according to claim 13, wherein the encoder is configured to 2 generate a codeword in accordance with an error correction code from the parity bits 3 vector and the message bits vector.

1

2



2/8



Parity Check Matrix H

FIG. 3

Compute $P_1 = S \cdot H_1^T$ Compute $P = P_1 \cdot (H_2^T)^{-2}$ Using Shared
Hardware Resources

<u>400</u>

FIG. 4




FIG. 5




FIG. 6

4/8




FIG. 7




FIG. 8





FIG. 9



F/G. 10




FIG. 11

8/8




FIG. 12

INTERNATIONAL SEARCH REPORT

International application No PCT/EP2014/002544

_					
INV.	FICATION OF SUBJECT MATTER H03M13/11 H03M13/13				
^\\\\	103/113/13				
	o International Patent Classification (IPC) or to both national classifica	tion and IPC			
	SEARCHED commentation searched (classification system followed by classification	n eymbole)			
H03M	outlier autor searoned (olassinoador system tolowed by olassinoado	п оўнього)			
Documenta	tion searched other than minimum documentation to the extent that su	ich documents are included in the fields sea	arched		
	ata base consulted during the international search (name of data bas	e and, where practicable, search terms use	ed)		
EPO-In	ternal				
C. DOCUMI	ENTS CONSIDERED TO BE RELEVANT				
Category*	Citation of document, with indication, where appropriate, of the rele	vant passages	Relevant to claim No.		
Х	US 2010/281330 A1 (BLANKSBY ANDREET AL) 4 November 2010 (2010-11-0 figures 19,30-36B	EW J [US] 04)	1-24		
	paragraph [0149] paragraph [0169] - paragraph [020	05]			
А	US 8 347 169 B1 (ACIKEL OMER [US] 1 January 2013 (2013-01-01))	1-24		
	figure 1 paragraph [0008] - paragraph [001 paragraph [0034] - paragraph [007				
А	US 2009/164762 A1 (HUANG CHENG [U 25 June 2009 (2009-06-25) the whole document	JS] ET AL)	1-24		
Furti	ner documents are listed in the continuation of Box C.	X See patent family annex.			
* Special c	cial categories of cited documents : "T" later document published after the international filing date or priority				
	ent defining the general state of the art which is not considered of particular relevance	date and not in conflict with the application but cited to understand the principle or theory underlying the invention			
"E" earlier a	application or patent but published on or after the international ate	"X" document of particular relevance; the cl considered novel or cannot be conside			
"L" docume	e				
specia	ll reason (as specified) ent referring to an oral disclosure, use, exhibition or other	"Y" document of particular relevance; the cl considered to involve an inventive step combined with one or more other such	p when the document is		
means		being obvious to a person skilled in the			
the pri	ority date claimed	"&" document member of the same patent f	•		
Date of the	actual completion of the international search	Date of mailing of the international sear	ron report		
	December 2014	10/12/2014			
Name and r	nailing address of the ISA/ European Patent Office, P.B. 5818 Patentlaan 2	Authorized officer			
European Patent Office, P.B. 5818 Patentiaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Fax: (+31-70) 340-3016		Offer, Elke			

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No
PCT/EP2014/002544

Publication

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
US 2010281330	A1	04-11-2010	US 2010281330 A1 US 2010281335 A1 US 2013238953 A1	04-11-2010 04-11-2010 12-09-2013
US 8347169	В1	01-01-2013	NONE	
US 2009164762	A1	25-06-2009	NONE	