An energy-efficient network-on-chip design using reinforcement learning

H Zheng, A Louri - Proceedings of the 56th Annual Design Automation …, 2019 - dl.acm.org
Proceedings of the 56th Annual Design Automation Conference 2019, 2019dl.acm.org
The design space for energy-efficient Network-on-Chips (NoCs) has expanded significantly
comprising a number of techniques. The simultaneous application of these techniques to
yield maximum energy efficiency requires the monitoring of a large number of system
parameters which often results in substantial engineering efforts and complicated control
policies. This motivates us to explore the use of reinforcement learning (RL) approach that
automatically learns an optimal control policy to improve NoC energy efficiency. First, we …
The design space for energy-efficient Network-on-Chips (NoCs) has expanded significantly comprising a number of techniques. The simultaneous application of these techniques to yield maximum energy efficiency requires the monitoring of a large number of system parameters which often results in substantial engineering efforts and complicated control policies. This motivates us to explore the use of reinforcement learning (RL) approach that automatically learns an optimal control policy to improve NoC energy efficiency. First, we deploy power-gating (PG) and dynamic voltage and frequency scaling (DVFS) to simultaneously reduce both static and dynamic power. Second, we use RL to automatically explore the dynamic interactions among PG, DVFS, and system parameters, learn the critical system parameters contained in the router and cache, and eventually evolve optimal per-router control policies that significantly improve energy efficiency. Moreover, we introduce an artificial neural network (ANN) to efficiently implement the large state-action table required by RL. Simulation results using PARSEC benchmark show that the proposed RL approach improves power consumption by 26%, while improving system performance by 7%, as compared to a combined PG and DVFS design without RL. Additionally, the ANN design yields 67% area reduction, as compared to a conventional RL implementation.
ACM Digital Library