

System Components and Design for OFDM-Based Broadcasting Receivers

Vom Fachbereich 18
der Technischen Universität Darmstadt
zur Erlangung der Würde eines
Doktor-Ingenieurs (Dr.-Ing.)
genehmigte Dissertation

von

Dipl.-Ing. **Mihail Petrov**
geboren am 27. Dezember 1977 in Constanza, Rumänien

Referent:	Prof. Dr. Dr. h. c. mult. Manfred Glesner
Korreferent:	Prof. Dr. Alex Gershmann
Tag der Einreichung:	17.07.2007
Tag der mündlichen Prüfung:	10.04.2008

Darmstadt 2008
D17

To Adriana my Beloved
שימני כחותם על לבך כחותם על זרועך
כי עזה כמות אהבה קשה כשאול קנאה

Abstract

Approaching the channel capacity limit has been the main goal of communication engineers since the pioneering work of Claude Shannon. This capacity depends primarily on the chosen schemes for channel coding and modulation, which need to be tailored to the specifics of the propagation environment. From an engineering perspective, it is important not only to maximize the channel capacity, but also to achieve this with the least complexity.

In addition to noise, a major impairment in terrestrial transmissions is the multipath nature of the channel, which affects the receiver performance dramatically. Over the past decade, orthogonal frequency-division multiplexing (OFDM) has emerged as the modulation of choice for such environments because of its inherent resilience to multipath effects and relative simplicity of the channel equalization, which allows for low-cost receivers. Nowadays, OFDM is a mature technology, being employed by various standards for both wireless networking and digital broadcasting.

The present doctoral thesis deals specifically with baseband receiver architectures for OFDM digital broadcasting, focusing on digital OFDM demodulation and to a lesser extent on forward error correction. The research scope includes the architectural exploration and optimization of several blocks at algorithmic and structural level: channel equalizer, QAM demapper, and Viterbi decoder. Because of their critical role, the channel equalizer and the Viterbi decoder are each treated in a dedicated chapter. The proposed architectures are optimized for area and take advantage of the new features found in modern FPGA's, such as embedded memories, multipliers, and shift registers.

Another important contribution of this thesis is the development of an efficient simulator for multipath channels with Doppler fading. Using an accurate channel simulator is essential for comparing simulation results between different teams. Especially critical is the modeling of the fading taps, since the fading process is much slower than the sampling rate. The proposed architecture is extremely scalable and suitable for both hardware and software implementation, the fading taps being generated by filtering white Gaussian noise. In this context, especially innovative are the solutions proposed for Gaussian noise generation and single-stage polyphase interpolation.

A final chapter of the thesis is dedicated to the functional modeling of OFDM receivers in SystemC and to the hardware design optimized for FPGA. The FFT block, which is the core of an OFDM demodulator, has been selected as a case study.

Kurzfassung

Seit der grundlegenden Arbeit von Claude Shannon ist es zum Hauptziel jedes Nachrichtentechnikers geworden, die Kanalkapazitätsgrenze zu erreichen. Diese Kapazität hängt hauptsächlich von den verwendeten Kanalkodierungs- und Modulationsverfahren ab und muss den Gegebenheiten der Ausbreitungsumgebung angepasst werden. Aus wirtschaftlicher Sicht ist es aber wichtig, nicht nur die Kanalkapazität zu maximieren, sondern dies mit dem geringsten Implementierungsaufwand zu erreichen.

Eine weitere Störung, die bei einer terrestrischen Übertragung neben dem Rauschen auftritt, ist die Mehrwegeausbreitung des Kanals, die den Empfang sehr stark beeinträchtigt. In den letzten Jahren hat sich OFDM (Orthogonal Frequency Division Multiplexing) als bevorzugte Modulationsart durchgesetzt. Gründe dafür sind die inhärente Tauglichkeit für Mehrwegkanäle und die relative Effizienz dieses Kanaalentzerungsverfahrens, die die Implementierung preiswerter Empfänger ermöglicht. Heutzutage ist OFDM eine ausgereifte Technologie, die in verschiedenen Standards, sowohl drahtlose Netzwerke wie auch digitalen Rundfunk betreffend, angewandt wird.

Die vorliegende Doktorarbeit befasst sich besonders mit Basisband-Empfängerarchitekturen für OFDM-basierten digitalen Rundfunk, mit dem Schwerpunkt OFDM-Demodulation und, in geringerem Umfang, Fehler-korrektur. Das Forschungsgebiet umfasst die Architekturuntersuchung und Optimierung verschiedener Empfängerbauelemente auf Algorithmen- und Strukturbene: Kanalschätzer, QAM-Demapper, und Viterbi-Dekoder. Aufgrund ihrer kritischen Rolle werden dem Kanalschätzer und dem Viterbi-Dekoder eigene Kapitel gewidmet. Die vorgeschlagenen Architekturen sind optimiert hinsichtlich der benötigten Chipfläche und nutzen die Eigenschaften moderner FPGA-Bausteine wie eingebettete Speicherblöcke, Multiplizierer oder Schieberegister.

Ein weiterer wichtiger Beitrag dieser Dissertation ist der Entwurf eines effizienten Kanalsimulators, der die Mehrwegeausbreitung und das Doppler-Fading richtig modelliert. Ein genauer Kanalsimulator ist für den Vergleich der Ergebnisse mehrerer an der Simulation beteiligter Teams unentbehrlich. Besonders wichtig ist die korrekte Fading-Modellierung der einzelnen Taps, da der Fadingprozess viel langsamer ist als die Abtastrate. Die entwickelte Architektur ist fein skalierbar und eignet sich besonders gut für Hardware- und Software-Implementierungen. Dabei werden die Fading-Taps durch filterung unkorrelierten weißen Gaußschen Rauschens generiert. Besonders innovativ sind in diesem Zusammenhang die vorgeschlagenen Lösungen für die Generierung des Gaußschen Rauschens und für die einstufige Mehrphasen-Interpolation.

Das letzte Kapitel ist funktioneller SystemC-Modellierung von OFDM-Empfängern und dem FPGA-optimierten Hardware-Entwurf gewidmet. Der FFT-Baustein, der als Kern eines OFDM-Demodulators angesehen wird, wurde als Fallstudie gewählt.

Table of Contents

1. Introduction and Overview	1
1.1. Motivation	1
1.2. Research Scope	2
1.3. Thesis Outline	4
2. OFDM Wireless Communications	7
2.1. Time-Variant Multipath Radio Channels	8
2.1.1. The WSSUS Model	8
2.1.2. Doppler Spectrum Types	9
2.1.3. Baseband Discrete Channel Modeling	11
2.1.4. Multipath Channel Delay Profiles	13
2.1.5. Frequency Selectivity	17
2.2. Principles of Orthogonal Frequency-Division Multiplexing	20
2.2.1. Signal Model	21
2.2.2. Guard Interval and Guard Subcarriers	22
2.3. The Influence of Channel Doppler Variations	24
2.3.1. Slow-Varying Channels	25
2.3.2. Fast-Varying Channels	27
2.4. The Influence of Various Channel Impairments	29
2.4.1. Timing Synchronization Errors	29
2.4.2. Carrier Frequency Offset	30
2.4.3. Sampling Clock Frequency Offset	32
2.4.4. Additive Noise	33
3. OFDM for Digital Broadcasting Applications	35
3.1. Specifics of Digital Broadcasting	36
3.1.1. Stream Structure	36
3.1.2. Scattered Pilots	38
3.1.3. Synchronization Strategy	41
3.2. Broadcasting OFDM Transmitter	42
3.2.1. QAM Mapping	42
3.2.2. Interleaving	43
3.3. Broadcasting OFDM Receivers	44
3.3.1. Receiver Structure	44
3.3.2. QAM Demapping	45
3.4. Broadcasting Standards that Use OFDM	50

3.4.1. DVB-T	50
3.4.2. DRM	54
3.4.3. IEEE 802.16a	59
4. Multipath Channel Simulators	63
4.1. Fading Taps Generation	64
4.2. White Gaussian Noise Generators	65
4.2.1. The Box-Muller Method	65
4.2.2. The Use of the Central Limit Theorem	66
4.2.3. The LFSR as Random Number Generator	69
4.2.4. Generic Architecture for WGN Generation	74
4.3. Spectrum-Shaping Filter	77
4.3.1. Filter Design Algorithm	78
4.3.2. A Case Study	80
4.3.3. Implementation Guidelines	83
4.4. Spectrum Shifter	88
4.5. Polyphase Interpolator	89
4.5.1. Architecture Overview	90
4.5.2. Polyphase Coefficients Generator	92
4.5.3. Interpolation Functions	95
4.5.4. Performance Analysis	99
5. Channel Estimation for Broadcasting Receivers	107
5.1. A Review of Previous Contributions	107
5.2. Performance Requirements	111
5.3. Estimation Algorithms and Architectures	116
5.3.1. Estimation through 2D Filtering	116
5.3.2. Estimation through 1D Filtering	117
5.3.3. Estimation along the Symbol Axis	119
5.3.4. Estimation along the Carrier Axis	121
5.3.5. Channel Estimation Architecture	124
5.4. Algorithms for One-Dimensional Estimation and Interpolation	128
5.4.1. Wiener Filters	129
5.4.2. Signal-Matched Interpolation	135
5.4.3. Wiener Interpolation	141
6. Optimized Viterbi Decoder Architectures	145
6.1. Viterbi Decoding Background	146
6.1.1. The Trace-Back Unit	148
6.2. State-Parallel Architecture with Adjustable Trace-Back Unit	150
6.2.1. Area and Power Consumption of the Trace-Back Unit	150
6.2.2. Adjustable Trace-Back Architecture	150
6.2.3. Finding the Optimum Window Length	152
6.3. Low-Area State-Serial Architecture	154

6.3.1. Implementation Results	158
7. Simulation and Design of OFDM Receivers	161
7.1. Simulation of OFDM Systems	161
7.1.1. An Overview of the IEEE 802.11a Standard	162
7.1.2. Untimed Dataflow Modeling	163
7.1.3. Functionality Embedding and Inter-Module Communication	167
7.1.4. Symbol-Based Token Transfers	169
7.2. Design of an FFT Block for OFDM Systems	170
7.2.1. FFT Architectures Review	170
7.2.2. FFT in OFDM Applications	174
7.2.3. Advances in FPGA and Synthesis Technology	176
7.2.4. Implementation Details	177
8. Conclusions	181
8.1. Summary of the Results	181
8.2. Future Work	183
A. LFSR Generator Polynomials	185
B. Doppler Shaping Filter Coefficients	187
C. Polyphase Filters Design	189
D. Disk Contents	197

List of Figures

1.1.	Transmitter and receiver side of a communication chain	1
1.2.	Digital OFDM receiver	3
2.1.	Channel characterization functions	9
2.2.	Sampled channel impulse response for a single path	12
2.3.	Tapped delay line modeling of a WSSUS multipath channel	12
2.4.	Delay profiles according to COST 207	14
2.5.	Discrete channel delay profiles for simulation	17
2.6.	CIR and CTF for an exponential channel realization	18
2.7.	Time-variant channel impulse response	19
2.8.	Time-variant channel transfer function	19
2.9.	Time-variant channel transfer function (2D)	20
2.10.	CTF at various instants	20
2.11.	OFDM modulation	21
2.12.	Cyclic prefix (guard interval) insertion	22
2.13.	Guard subcarriers and DC suppression	23
2.14.	OFDM system model for transmitter and receiver	24
2.15.	Discrete baseband channel model	25
2.16.	Channel equalization in OFDM	27
2.17.	ICI caused by fast Doppler variations	28
2.18.	Timing errors in useful symbol extraction	29
2.19.	Effects of the frequency offset on the subcarrier orthogonality	31
2.20.	Subcarrier symbol rotation in the presence of carrier and sampling clock offset .	32
3.1.	Reference cells in a broadcasting OFDM frame	37
3.2.	Scattered pilots patterns	39
3.3.	Mapping types for the 8-ASK modulation	42
3.4.	Normalization factors for QAM modulation	43
3.5.	Baseband transmission model	44
3.6.	Typical inner OFDM receiver for broadcasting	45
3.7.	Outer OFDM receiver for DVB-T	45
3.8.	\mathcal{S}_m^0 and \mathcal{S}_m^1 partitions for 8-ASK mapping (64-QAM)	46
3.9.	Accurate soft metrics generation for 8-ASK (64-QAM)	47
3.10.	Soft metrics generation for 8-ASK using the approximate linear method	48
3.11.	BER for 64-QAM and 1/2 code rate with AWGN channel	48
3.12.	BER for 1/2 code rate and various QAM constellations with AWGN channel .	49

3.13. BER for 64-QAM and 1/2 code rate and interleaving in Rayleigh channel	50
3.14. Puncturing patterns in DVB-T	52
3.15. Bit and symbol interleaving in DVB-T	53
3.16. $H(q)$ address generator for symbol interleaving in DVB-T	54
3.17. 64-QAM mapping in DVB-T	54
3.18. DRM frequency references in time domain	56
3.19. Cell mapping on the DRM super frame	57
3.20. Multilevel coding for 64-QAM in DRM	58
3.21. Iterative multilevel decoding for 64-QAM in DRM	58
3.22. Main puncturing patterns in DRM	58
3.23. Puncturing patterns of the tail-bits in DRM	59
3.24. OFDMA subchannel carrier allocation for IEEE 802.16a	60
3.25. Time-division duplexing and cell allocation for IEEE 802.16a	61
4.1. Block schematic of a complex fading tap generator	65
4.2. Gaussian random generator using the Box-Muller method	66
4.3. Error of a Gaussian distribution obtained from uniform distributions	67
4.4. Histogram of the sum of 64 (2^6) independent binary variables	69
4.5. Decrease of relative sigma with the number of binary variables	70
4.6. LFSR configuration types, example $P(x) = x^8 + x^4 + x^3 + x^2 + 1$	70
4.7. Generation of multiple bits in parallel with LFSR	71
4.8. Generating more pseudo-random bits in parallel	71
4.9. Probability distribution and its absolute error for the noise obtained by summing 64 independent binary variables	72
4.10. Probability distribution errors for noise obtained by summing 64 parallel outputs of an LFSR	72
4.11. Schematics for randomization with different steps	73
4.12. Error reduction when decreasing the randomization step	73
4.13. Gaussian noise generation by summing pseudo-random binary sequences	74
4.14. Schematic of a Gaussian noise generator with phase accumulator	76
4.15. Normalized probability and the absolute error when summing 256 binary variables	77
4.16. Second-order canonical filter section	78
4.17. Magnitude responses of the designed Doppler filters	83
4.18. Magnitude response of the second-order sections for the designed Jakes filter . .	85
4.19. Discretized second-order filter section with casting blocks	85
4.20. Cascade of three second-order filter sections	86
4.21. Sequential architecture for cascaded second-order sections	87
4.22. Address maps for the coefficients and the filter states	88
4.23. Signals generated by the control FSM for a three-section filter	88
4.24. Frequency shifter implementations	89
4.25. Resampler architecture	91
4.26. Example of upsampling process	91
4.27. Multi-channel interpolation architecture	92
4.28. Interpolation structure and spectra	92

4.29. Interpolation filter poly-phase decomposition	93
4.30. Linear interpolation between stored coefficients	94
4.31. Schematic of a coefficient generator	95
4.32. Post-interpolation coefficients renormalization	95
4.33. Interpolation error measurement	96
4.34. Frequency response of Lagrange poly-phase filters	97
4.35. Frequency response of Lagrange interpolation filters	97
4.36. Frequency response of Lanczos poly-phase filters	98
4.37. Frequency response of Lanczos interpolation filters	99
4.38. MSE vs. bandwidth for various interpolation filters	102
4.39. MSE vs. bandwidth for two interpolation filter sizes	103
4.40. Resampler spurious components measurement	103
4.41. PSD of the band-limited signal used for testing the resampler performance	103
4.42. Spectrum of the out-of-band interpolation artifacts	104
4.43. Resampling artifacts variance vs. output bandwidth	104
4.44. Resampling artifacts variance vs. number of coefficients sets	105
5.1. Typical MSE_H vs. SNR_N profile	112
5.2. Simulation test bench for evaluating the influence of the channel estimation performance on the overall BER	113
5.3. BER vs. data SNR for noisless channel estimation	113
5.4. BER vs. channel estimate SNR for noiseless received data	114
5.5. BER improvement for various SNR gains of the channel estimate	114
5.6. Performance improvement with estimate gain for various SNR's	115
5.7. BER vs. symbol Doppler rate for 64-QAM modulation	115
5.8. 2D channel estimation in frequency domain	117
5.9. Channel estimation using separable filters	118
5.10. Stream-based estimation using polyphase filters	119
5.11. Interpolation between pilots	120
5.12. Centering the CTF spectrum before estimation	121
5.13. Fixed and adaptive spectrum shifting	122
5.14. Channel estimation including spectrum shifting	122
5.15. Channel estimation using polar complex representation	123
5.16. Implementation solution for the channel correction stage	123
5.17. Generic sequential channel estimation architecture	124
5.18. Protocol for transferring OFDM cell data between modules	125
5.19. Operation and memory map for the proposed channel estimation architecture . .	125
5.20. Regular FIR interpolation filter of length 16	126
5.21. Polyphase filter bank decomposition	127
5.22. Polyphase filter with separate multipliers	127
5.23. Polyphase filter with shared multipliers	128
5.24. Polyphase filter with a single MAC unit	128
5.25. Coefficients computation for a 11-tap symmetrical Wiener filter	131
5.26. Output MSE and SNR gain for a 7-tap matched Wiener filter	132

5.27. Gain vs. bandwidth for a matched Wiener filter	133
5.28. Gain of a matched Wiener filter vs. filter size	133
5.29. Output MSE and SNR gain for a 7-tap Wiener filter with bandwidth mismatch	134
5.30. Gain of a 7-tap Wiener filter with bandwidth mismatch	134
5.31. Output MSE and SNR gain for a 7-tap Wiener filter with SNR mismatch	135
5.32. Gain of a 7-tap Wiener filter with SNR mismatch	136
5.33. Block diagram of the system and the associated signals.	136
5.34. Polyphase decomposition of the impulse response for $L = 4$ and $M = 2$	138
5.35. Polyphase interpolator error model for $L = 4$ and $M = 2$	139
5.36. Interpolation error in the presence of bandwidth mismatch for a signal-matched interpolation filter with four taps	141
5.37. Interpolation error for various interpolation filters	142
5.38. Coefficients computation for an 8-tap Wiener interpolator	143
5.39. Estimation MSE vs. received SNR	144
5.40. Dependence of the filter gain on the filter size	144
6.1. Convolutional encoder for the DAB & DRM standards	146
6.2. State transition graph	147
6.3. Possible state transitions	147
6.4. Parallel branch metric computation	147
6.5. Schematic of a parallel trace-back decoding window	149
6.6. Standard cells synthesis results for the parallel Viterbi decoder	150
6.7. Schematic of the proposed adjustable trace-back unit	151
6.8. BER as a function of window length and channel SNR	153
6.9. Lines of constant BER	153
6.10. Sequential BMU architecture	155
6.11. State transition graph for in-place addressing	155
6.12. Proposed sequential ACS architecture	157
6.13. Control unit for the sequential ACS	157
7.1. Structure of an IEEE 802.11a transmitter	162
7.2. IEEE 802.11a packet structure	163
7.3. Structure of an IEEE 802.11a receiver	163
7.4. Distributing controls tokens through a <i>fork</i> module	165
7.5. Point-to-point forwarding of controls tokens	165
7.6. Symbol sizes for various blocks of the transmitter	166
7.7. Three-process clocked model	168
7.8. Radix-2 DIF graph for the 16-point FFT	171
7.9. Pipelined SDF FFT architectures (data-path only)	172
7.10. Single-bank sequential FFT architecture	179
7.11. Simplified control logic for the sequential FFT architecture	179
C.1. Coefficients of an 8-tap 8-phase Lagrange interpolation filter	192

List of Tables

2.1.	COST 207 land mobile channel delay profiles (delay in us, power in dB)	15
2.2.	ITU land mobile channel delay profiles (delay in us, power in dB)	15
2.3.	HF channel power delay profiles	16
3.1.	OFDM parameters of DVB-T	51
3.2.	Permutation functions for bit-interleaving in DVB-T	53
3.3.	OFDM parameters	56
3.4.	OFDMA parameters for IEEE 802.16a	62
4.1.	Properties of the sum of 2^N random binary variables	68
4.2.	Some properties of an adder tree for 2^N bits	75
4.3.	Synthesis results for a Xilinx Spartan3E XC3S100E-5 FPGA	76
4.4.	Minimum achievable MSE	82
4.5.	MSE for the designed filters	82
6.1.	Memory addressing for in-place metric computation	156
6.2.	Generic parameters of the Viterbi decoder design	158
6.3.	Synthesis results for Xilinx Spartan-3 FPGA	159
6.4.	Comparison between state-serial and state-parallel implementations	159
7.1.	Properties of radix-2 and radix-4 FFT butterflies	171
7.2.	Properties of FFT architecture families	172
7.3.	Hardware requirements of various SDF FFT architectures	173
7.4.	Processing time for sequential FFT architectures	174
7.5.	FFT requirements for various OFDM standards	174
7.6.	Minimum clock frequencies for sequential FFT architectures	176
7.7.	Synthesis results for Spartan-3 FPGA	178
A.1.	LFSR XOR taps for maximum sequence lengths	185
B.1.	Biquad coefficients for the designed Doppler filters	188
C.1.	Coefficients of a 4-tap Lagrange polyphase interpolation filter	191
C.2.	Coefficients of a 6-tap Lagrange polyphase interpolation filter	192
C.3.	Coefficients of an 8-tap Lagrange polyphase interpolation filter	192

List of Abbreviations

ACS	Add Compare Select
ADC	Analog-to-Digital Converter
AM	Amplitude Modulation
ASIC	Application-Specific Integrated Circuit
ASK	Amplitude Shift Keying
AWGN	Additive White Gaussian Noise
BER	Bit-Error Rate
CIR	Channel Impulse Response
COFDM	Coded OFDM
CORDIC	Coordinate Rotation Computer
CTF	Channel Transfer Function
DAB	Digital Audio Broadcasting
DAC	Digital-to-Analog Converter
DFT	Discrete Fourier Transform
DRM	Digital Radio Mondiale
DVB-T	Digital Video Broadcasting – Terrestrial
FEC	Forward Error Correction
FFT	Fast Fourier Transform
FIFO	First In First Out
FIR	Finite Impulse Response
FPGA	Field Programmable Gate Array
HDL	Hardware Description Language
HF	High Frequency
IC	Integrated Circuit
ICI	Inter-Carrier Interference
IDFT	Inverse Discrete Fourier Transform
IEEE	Institute of Electrical and Electronic Engineers

IFFT	Inverse Fast Fourier Transform
IIR	Infinite Impulse Response
ISI	Inter-Symbol Interference
ITU	International Telecommunications Union
LAN	Local Area Network
LFSR	Linear Feedback Shift Register
LLR	Log-Likelihood Ratio
LS	Least Squares
LSB	Least Significant Bit
LSE	Least-Squares Estimation
MAC	Media Access Controller
MLC	Multi-Level Coding
MMS	Minimum Mean Square
MMSE	Minimum-Mean-Squares Estimation
MOC	Model of Computation
MSB	Most Significant Bit
MSE	Mean Square Error
OFDM	Orthogonal Frequency-Division Multiplexing
PRBS	Pseudo-Random Binary Sequence
PSK	Phase Shift Keying
QAM	Quadrature Amplitude Modulation
QPSK	Quadrature Phase Shift Keying
RAM	Random Access Memory
RMS	Root Mean Square
ROM	Read Only Memory
RTL	Register Transfer Logic
SNR	Signal-to-Noise Ratio
SOS	Second-Order Section
TDL	Tapped Delay Line
WGN	White Gaussian Noise
WSSUS	Wide-Sense Stationary with Uncorrelated Scattering
XOR	Exclusive OR Logical Operator