A 1.6ps peak-INL 5.3ns range two-step digital-to-time converter in 65nm CMOS | IEEE Conference Publication | IEEE Xplore
Location via proxy:
[ UP ]
[Report a bug]
[Manage cookies]
No cookies
No scripts
No ads
No referrer
Show this form