A 25-Gb/s 270-mW Time-to-Digital Converter-Based - Oversampling Input-Delayed Data-Receiver in 45-nm SOI CMOS | IEEE Journals & Magazine | IEEE Xplore
Location via proxy:
[ UP ]
[Report a bug]
[Manage cookies]
No cookies
No scripts
No ads
No referrer
Show this form