research-article

A Heterogeneous GASNet Implementation for FPGA-accelerated Computing

Authors:

Ruediger Willenberg,

Paul ChowAuthors Info & Claims

PGAS '14: Proceedings of the 8th International Conference on Partitioned Global Address Space Programming Models

Article No.: 2, Pages 1 - 9

https://doi.org/10.1145/2676870.2676885

Published: 06 October 2014 Publication History

Abstract

This paper introduces an effort to incorporate reconfigurable logic (FPGA) components into the Partitioned Global Address Space model. For this purpose, we have implemented a heterogeneous implementation of GASNet that supports distributed applications with software and hardware components and easy migration of kernels from software to hardware. We present a use case and preliminary performance numbers.

References

[1]

Khronos OpenCL Working Group, The OpenCL Specification, version 1.0.29, 8 December 2008. {Online}. Available: http://khronos.org/registry/cl/specs/opencl-1.0.29.pdf

[2]

J. Nickolls, I. Buck, M. Garland, and K. Skadron, "Scalable parallel programming with cuda," Queue, vol. 6, no. 2, pp. 40--53, Mar. 2008. {Online}. Available: http://doi.acm.org/10.1145/1365490.1365500

Digital Library

[3]

M. Saldaña, A. Patel, C. Madill, D. Nunes, D. Wang, P. Chow, R. Wittig, H. Styles, and A. Putnam, "MPI as a programming model for high-performance reconfigurable computers," ACM Trans. Reconfigurable Technol. Syst., vol. 3, no. 4, pp. 22:1--22:29, Nov. 2010.

Digital Library

[4]

D. Bonachea, "GASNet Specification, v1.1," University of California Berkeley, Technical Report UCB/CSD-02-1207, October, 2002.

Digital Library

[5]

R. Willenberg and P. Chow, "A remote memory access infrastructure for global address space programming models in fpgas," in Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays, ser. FPGA '13. New York, NY, USA: ACM, 2013, pp. 211--220. {Online}. Available: http://doi.acm.org/10.1145/2435264.2435301

Digital Library

[6]

E. Anderson, J. Agron, W. Peck, J. Stevens, F. Baijot, E. Komp, R. Sass, and D. Andrews, "Enabling a uniform programming model across the software/hardware boundary," in Field-Programmable Custom Computing Machines, 2006. FCCM '06. 14th Annual IEEE Symposium on, april 2006, pp. 89 --98.

Digital Library

[7]

V. Aggarwal, A. D. George, C. Yoon, K. Yalamanchili, and H. Lam, "SHMEM+: A multilevel-PGAS programming model for reconfigurable supercomputing," ACM Trans. Reconfigurable Technol. Syst., vol. 4, no. 3, pp. 26:1--26:24, Aug. 2011.

Digital Library

[8]

T. El-Ghazawi, O. Serres, S. Bahra, M. Huang, and E. El-Araby, "Parallel programming of high-performance reconfigurable computing systems with Unified Parallel C," in Proceedings of Reconfigurable Systems Summer Institute, 2008.

[9]

"Impulse C," http://www.impulseaccelerated.com/.

[10]

A. Krasnov, A. Schultz, J. Wawrzynek, G. Gibeling, and P.-Y. Droz, "Ramp blue: A message-passing manycore system in fpgas," in Field Programmable Logic and Applications, 2007. FPL 2007. International Conference on, Aug 2007, pp. 54--61.

[11]

D. H. Bailey, E. Barszcz, J. T. Barton, D. S. Browning, R. L. Carter, L. Dagum, R. A. Fatoohi, P. O. Frederickson, T. A. Lasinski, R. S. Schreiber, H. D. Simon, V. Venkatakrishnan, and S. K. Weeratunga, "The nas parallel benchmarks - summary and preliminary results," in Proceedings of the 1991 ACM/IEEE Conference on Supercomputing, ser. Supercomputing '91. New York, NY, USA: ACM, 1991, pp. 158--165. {Online}. Available: http://doi.acm.org/10.1145/125826.125925

Digital Library

[12]

"GASNet-EX collaboration," https://sites.google.com/a/lbl.gov/gasnet-ex-collaboration/.

[13]

D. Bonachea, "Proposal for Extending the UPC Memory Copy Library Functions and Supporting Extensions to GASNet," Lawrence Berkeley National Lab, Technical Report LBNL-56495, March 2007.

[14]

A. H. Dekker, "The game of life: A clean programming tutorial and case study," SIGPLAN Not., vol. 29, no. 9, pp. 91--114, Sep. 1994. {Online}. Available: http://doi.acm.org/10.1145/185009.185032

Digital Library

[15]

J. Nieplocha, R. Harrison, and R. Littlefield, "Global arrays: a portable shared-memory programming model for distributed memory computers," in Supercomputing '94. Proceedings, nov 1994, pp. 340 --349, 816.

Digital Library

[16]

UPC Consortium, "Upc language specifications, v1.2," Lawrence Berkeley National Lab, Tech Report LBNL-59208, 2005. {Online}. Available: http://www.gwu.edu/ upc/publications/LBNL-59208.pdf

[17]

D. Callahan, B. L. Chamberlain, and H. P. Zima, "The cascade high productivity language," in in Ninth International Workshop on High-Level Parallel Programming Models and Supportive Environments (HIPS 04), 2004, pp. 52--60.

[18]

P. Charles, C. Grothoff, V. Saraswat, C. Donawa, A. Kielstra, K. Ebcioglu, C. von Praun, and V. Sarkar, "X10: an object-oriented approach to non-uniform cluster computing," in Proceedings of the 20th annual ACM SIGPLAN conference on Object-oriented programming, systems, languages, and applications, ser. OOPSLA '05. New York, NY, USA: ACM, 2005, pp. 519--538.

Digital Library

Cited By

Arthanto YOjika DKim J(2022)FSHMEM: Supporting Partitioned Global Address Space on FPGAs for Large-Scale Hardware Acceleration Infrastructure2022 32nd International Conference on Field-Programmable Logic and Applications (FPL)10.1109/FPL57034.2022.00042(218-224)Online publication date: Aug-2022
https://doi.org/10.1109/FPL57034.2022.00042
Ojika DGordon-Ross ALam HYoo SCui YDong ZVan Dam KLee SKurth T(2019)PCS: A Productive Computational Science Platform2019 International Conference on High Performance Computing & Simulation (HPCS)10.1109/HPCS48598.2019.9188108(636-641)Online publication date: Jul-2019
https://doi.org/10.1109/HPCS48598.2019.9188108
Bonachea DHargrove P(2019)GASNet-EX: A High-Performance, Portable Communication Library for ExascaleLanguages and Compilers for Parallel Computing10.1007/978-3-030-34627-0_11(138-158)Online publication date: 13-Nov-2019
https://doi.org/10.1007/978-3-030-34627-0_11

Recommendations

Hardware accelerated FPGA placement

A key advantage of field-programmable gate arrays (FPGAs) over full-custom and semi-custom devices is that they provide relatively quick implementation from concept to physical realization. However, as modern FPGAs reach close to one million logic ...
Application-Specific FPGA using heterogeneous logic blocks

This work presents a new automatic mechanism to explore the solution space between Field Programmable Gate Arrays (FPGAs) and Application-Specific Integrated Circuits (ASICs). This new solution is termed as an Application-Specific Inflexible FPGA (ASIF) ...
FPGA-based fine-grain parallel computing (abstract only)
FPGA '11: Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays

FPGAs are increasing in computing power at a significant rate while the non-recurring engineering costs and time-to-market remain significant lower than those for application-specific integrated circuits (ASICs), encouraging FPGAs to be used in areas ...

Comments

Information & Contributors

Information

Published In

cover image ACM Other conferences

PGAS '14: Proceedings of the 8th International Conference on Partitioned Global Address Space Programming Models

October 2014

199 pages

ISBN:9781450332477

DOI:10.1145/2676870

Conference Chair:
Allen D. Malony,
Program Chair:
Jeff Hammond

Copyright © 2014 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

In-Cooperation

SIGHPC: ACM Special Interest Group on High Performance Computing, Special Interest Group on High Performance Computing
University of Oregon: University of Oregon

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 06 October 2014

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Research-article
Research
Refereed limited

Conference

PGAS '14

PGAS '14: 8th International Conference on Partitioned Global Address Space Programming Models

October 6 - 10, 2014

OR, Eugene, USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

3
Total Citations
View Citations
99
Total Downloads

Downloads (Last 12 months)3
Downloads (Last 6 weeks)0

Reflects downloads up to 22 Sep 2024

Other Metrics

View Author Metrics

Citations

Cited By

Arthanto YOjika DKim J(2022)FSHMEM: Supporting Partitioned Global Address Space on FPGAs for Large-Scale Hardware Acceleration Infrastructure2022 32nd International Conference on Field-Programmable Logic and Applications (FPL)10.1109/FPL57034.2022.00042(218-224)Online publication date: Aug-2022
https://doi.org/10.1109/FPL57034.2022.00042
Ojika DGordon-Ross ALam HYoo SCui YDong ZVan Dam KLee SKurth T(2019)PCS: A Productive Computational Science Platform2019 International Conference on High Performance Computing & Simulation (HPCS)10.1109/HPCS48598.2019.9188108(636-641)Online publication date: Jul-2019
https://doi.org/10.1109/HPCS48598.2019.9188108
Bonachea DHargrove P(2019)GASNet-EX: A High-Performance, Portable Communication Library for ExascaleLanguages and Compilers for Parallel Computing10.1007/978-3-030-34627-0_11(138-158)Online publication date: 13-Nov-2019
https://doi.org/10.1007/978-3-030-34627-0_11

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents