Using FPGA implementations for evaluation of internet retransmission-time-out predictors
Article No.: 17, Pages 1 - 4
Abstract
The congestion control avoidance of TCP (Transport Control Protocol), the most used protocol in Internet, is based on critical RTT (Round Trip Time) forecasting process. Currently, several delay predictors are proposed in literature; but practical implementations have not been yet evaluated. In this paper, a comparison of on-line predictors is presented. We used Altera Cyclone IV GX FPGA (Field-Programmable Gate Array) for evaluation; the criteria included performance time, power, and number of logic elements. For comparison purposes, we considered the most used predictor as reference and concluded which one is more suitable for implementation in next generation devices.
References
[1]
Y. Sugawara, M. Inaba and K. Hiraki, "High-speed and memory efficient TCP stream scanning using FPGA," International Conference on Field Programmable Logic and Applications, 2005, pp.45--50.
[2]
N. M. Khalilzad, F. Yekeh, L. Asplund and M. Pordel, "FPGA implementation of real-time Ethernet communication using RMII interface," Communication Software and Networks (ICCSN), 2011 IEEE 3rd International Conference on, Xi'an, 2011, pp. 35--39.
[3]
A. Nakanishi, K. Hatayama, T. Onoduka and T. Kimura, "An embedded system of TCP/IP communication by using FPGA," 2015 IEEE 4th Global Conference on Consumer Electronics (GCCE), Osaka, 2015, pp. 489--492.
[4]
S. Y. Jiang, Z. Lu, Y. Y. Mao, G. Luo and Q. Li, "The design and implementation of TCP hardwiring and offloading engine," 2015 IEEE International Conference on Applied Superconductivity and Electromagnetic Devices (ASEMD), Shanghai, 2015, pp. 52--53.
[5]
A. Dollas, I. Ermis, I. Koidis, I. Zisis and C. Kachris, "An open TCP/IP core for reconfigurable logic," 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'05), 2005, pp. 297--298.
[6]
D. Sidler, G. Alonso, M. Blott, K. Karras, K. Vissers and R. Carley, "Scalable 10Gbps TCP/IP Stack Architecture for Reconfigurable Hardware," Field-Programmable Custom Computing Machines (FCCM), 2015 IEEE 23rd Annual International Symposium on, Vancouver, BC, 2015, pp. 36--43.
[7]
T. Uchida, "Hardware-Based TCP Processor for Gigabit Ethernet," in IEEE Transactions on Nuclear Science, vol. 55, no. 3, pp. 1631--1637, June 2008.
[8]
R. Wang and X. Wei, "Reduced TCP/IP Protocol Implement in VHDL," Intelligent Systems and Applications, 2009. ISA 2009. International Workshop on, Wuhan, 2009, pp. 1--5.
[9]
V. Jacobson, "Congestion Avoidance and Control", in SIGCOMM '88, Sept. 1988, pp. 314--329.
[10]
Qiong Li and D. L. Mills, "Jitter-based delay-boundary prediction of wide-area networks," in IEEE/ACM Transactions on Networking, vol. 9, no. 5, pp. 578--590, Oct 2001.
[11]
L. Ma, G. R. Arce, K. Barner, "TCP Retransmission Timeout Algorithm Using Weighted Medians", IEEE Signal Processing Letters, 11, 6, pp. 569 -- 572, June 2004.
[12]
Luis Rizo-Dominguez, David Munoz-Rodriguez et al, "RTT Prediction in Heavy Tailed Networks", IEEE Communications Letters, 18,4,pp. 700- 7003, February 2014.
Index Terms
- Using FPGA implementations for evaluation of internet retransmission-time-out predictors
Recommendations
FPGA-Based Platform for Real-Time Internet
EST '12: Proceedings of the 2012 Third International Conference on Emerging Security TechnologiesField-programmable gate arrays (FPGAs) are widely used in telecommunication due their substantial computational power and flexibly designed architecture. These features become especially important for applications of low transmission latency such as ...
Real-time embedded systems powered by FPGA dynamic partial self-reconfiguration: a case study oriented to biometric recognition applications
This work aims to pave the way for an efficient open system architecture applied to embedded electronic applications to manage the processing of computationally complex algorithms at real-time and low-cost. The target is to define a standard ...
Application-Specific FPGA using heterogeneous logic blocks
This work presents a new automatic mechanism to explore the solution space between Field Programmable Gate Arrays (FPGAs) and Application-Specific Integrated Circuits (ASICs). This new solution is termed as an Application-Specific Inflexible FPGA (ASIF) ...
Comments
Information & Contributors
Information
Published In
August 2017
177 pages
ISBN:9781450348430
DOI:10.1145/3123779
Copyright © 2017 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
In-Cooperation
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 31 August 2017
Check for updates
Author Tags
Qualifiers
- Short-paper
Conference
ECBS '17
ECBS '17: Fifth European Conference on the Engineering of Computer Based Systems
August 31 - September 1, 2017
Larnaca, Cyprus
Acceptance Rates
Overall Acceptance Rate 25 of 49 submissions, 51%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 44Total Downloads
- Downloads (Last 12 months)2
- Downloads (Last 6 weeks)1
Reflects downloads up to 04 Oct 2024
Other Metrics
Citations
View Options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in