research-article

PipeJSON: Parsing JSON at Line Speed on FPGAs

Authors:

Christian Faerber,

Holger FroeningAuthors Info & Claims

DaMoN '22: Proceedings of the 18th International Workshop on Data Management on New Hardware

Article No.: 3, Pages 1 - 7

https://doi.org/10.1145/3533737.3535094

Published: 13 June 2022 Publication History

Abstract

JavaScript Object Notation (JSON) gained popularity as a data exchange and storage format. While recent advances on modern CPUs show an improved JSON parsing by using data parallelism with vector instructions, the rigid instruction set and limited pipelining of CPUs prevent parsing performance from reaching the practical limit of memory bandwidth.

We present PipeJSON, the first standard-compliant JSON parser to process tens of gigabytes of data per second. It utilizes FPGA hardware to make extensive use of pipelining and can parse multiple characters per clock cycle. To ensure usability in software projects, PipeJSON is written in Data Parallel C++ and achieves 7.95 × speedup over state-of-the-art JSON parsers on CPU, despite data transfer to the FPGA.

References

[1]

Serge Abiteboul, Marcelo Arenas, Pablo Barceló, Meghyn Bienvenu, Diego Calvanese, Claire David, Richard Hull, Eyke Hüllermeier, Benny Kimelfeld, Leonid Libkin, Wim Martens, Tova Milo, Filip Murlak, Frank Neven, Magdalena Ortiz, Thomas Schwentick, Julia Stoyanovich, Jianwen Su, Dan Suciu, Victor Vianu, and Ke Yi. 2018. Research Directions for Principles of Data Management (Dagstuhl Perspectives Workshop 16151). Dagstuhl Manifestos 7, 1 (2018), 1–29.

[2]

Chad Austin 2012. sajson. https://github.com/chadaustin/sajson, Accessed: 3/2022.

[3]

Tim Bray 2014. The JavaScript Object Notation (JSON) Data Interchange Format. (2014).

[4]

Robert D. Cameron, Kenneth S. Herdy, and Dan Lin. 2008. High Performance XML Parsing Using Parallel Bit Stream Technology. In CASCON. IBM, 17.

[5]

Zefu Dai, Nick Ni, and Jianwen Zhu. 2010. A 1 Cycle-per-Byte XML Parsing Accelerator. In FPGA. ACM, 199–208.

[6]

Jonas Dann, Daniel Ritter, and Holger Fröning. 2021. Demystifying Memory Access Patterns of FPGA-based Graph Processing Accelerators. In GRADES-NDA. ACM, 3:1–3:10.

[7]

Jonas Dann, Daniel Ritter, and Holger Fröning. 2020. Non-Relational Databases on FPGAs: Survey, Design Decisions, Challenges. CoRR abs/2007.07595(2020).

[8]

Dominik Durner, Viktor Leis, and Thomas Neumann. 2021. JSON Tiles: Fast Analytics on Semi-Structured Data. In SIGMOD. ACM, 445–458.

[9]

Linan Huang, Jiang Jiang, Chang Wang, Yanghan Wang, and Yan Pei. 2014. A Slide-Window-Based Hardware XML Parsing Accelerator. In CCF National Conference on Computer Engineering and Technology. Springer, 108–117.

[10]

Lin Jiang, Junqiao Qiu, and Zhijia Zhao. 2020. Scalable Structural Index Construction for JSON Analytics. PVLDB 14, 4 (2020), 694–707.

Digital Library

[11]

Geoff Langdale and Daniel Lemire. 2019. Parsing Gigabytes of JSON per Second. VLDBJ 28, 6 (2019), 941–960.

[12]

Yinan Li, Nikos R. Katsipoulakis, Badrish Chandramouli, Jonathan Goldstein, and Donald Kossmann. 2017. Mison: A Fast JSON Parser for Data Analytics. PVLDB 10, 10 (2017), 1118–1129.

Digital Library

[13]

Matthias Nicola and Jasmi John. 2003. XML Parsing: A Threat to Database Performance. In CIKM. ACM, 175–178.

[14]

Shoumik Palkar, Firas Abuzaid, Peter Bailis, and Matei Zaharia. 2018. Filter Before You Parse: Faster Analytics on Raw Data with Sparser. PVLDB 11, 11 (2018), 1576–1589.

Digital Library

[15]

Johan Peltenburg, Ákos Hadnagy, Matthijs Brobbel, Robert Morrow, and Zaid Al-Ars. 2021. Tens of Gigabytes per Second JSON-to-Arrow Conversion with FPGA Accelerators. In (IC)FPT. IEEE, 1–9.

[16]

James Reinders, Ben Ashbaugh, James Brodman, Michael Kinsner, John Pennycook, and Xinmin Tian. 2021. Data Parallel C++: Mastering DPC++ for Programming of Heterogeneous Systems Using C++ and SYCL. Springer Nature.

[17]

Reetinder Sidhu. 2013. High Throughput, Tree Automata based XML Processing Using FPGAs. In FPT. IEEE, 74–81.

[18]

James J. Thomas, Pat Hanrahan, and Matei Zaharia. 2020. Fleet: A Framework for Massively Parallel Streaming on FPGAs. In ASPLOS. ACM, 639–651.

Digital Library

[19]

Milo Yip 2015. RapidJSON. https://rapidjson.org, Accessed: 3/2022.

Cited By

Hahn TWildermann STeich J(2024)JSON-CooP: A JSON Decompression/Parsing Co-Design for FPGAs2024 34th International Conference on Field-Programmable Logic and Applications (FPL)10.1109/FPL64840.2024.00012(11-18)Online publication date: 2-Sep-2024
https://doi.org/10.1109/FPL64840.2024.00012
Hahn TSchüll DWildermann STeich J(2024)ABACUS: ASIP-Based Avro Schema-Customizable Parser Acceleration on FPGAs2024 27th International Symposium on Design & Diagnostics of Electronic Circuits & Systems (DDECS)10.1109/DDECS60919.2024.10508904(79-85)Online publication date: 3-Apr-2024
https://doi.org/10.1109/DDECS60919.2024.10508904
Keiser JLemire D(2024)On‐demand JSON: A better way to parse documents?Software: Practice and Experience10.1002/spe.331354:6(1074-1086)Online publication date: 18-Jan-2024
https://doi.org/10.1002/spe.3313

Recommendations

A Coarse-Grain Hierarchical Technique for 2-Dimensional FFT on Configurable Parallel Computers*This work was supported in part by the US Department of Energy under grant DE-FG02-03CH11171.

FPGAs (Field-Programmable Gate Arrays) have been widely used as coprocessors to boost the performance of data-intensive applications [1], [2]. However, there are several challenges to further boost FPGA performance: the communication overhead between ...
Accelerating the CKY Parsing Using FPGAs
HiPC '02: Proceedings of the 9th International Conference on High Performance Computing

The main contribution of this paper is to present an FPGA-based implementation of an instance-specific hardware which accelerates the CKY (Cook-Kasami-Younger) parsing for context-free grammars. Given a context-free grammar G and a string x , the CKY ...
Soft vector processors vs FPGA custom hardware: measuring and reducing the gap
FPGA '09: Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays

Soft processors are often used in FPGA-based systems because of their ease-of-use, but for a given computation there is a significant gap in area/performance between a C code implementation executing on a soft processor and a custom FPGA hardware ...

Comments

Information & Contributors

Information

Published In

cover image ACM Other conferences

DaMoN '22: Proceedings of the 18th International Workshop on Data Management on New Hardware

June 2022

83 pages

ISBN:9781450393782

DOI:10.1145/3533737

Editors:
Spyros Blanas
The Ohio State University
,
Norman May
SAP SE

Copyright © 2022 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].

Sponsors

SIGMOD: ACM Special Interest Group on Management of Data

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 13 June 2022

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article
Research
Refereed limited

Conference

SIGMOD/PODS '22

Sponsor:

SIGMOD

SIGMOD/PODS '22: International Conference on Management of Data

June 13, 2022

PA, Philadelphia, USA

Acceptance Rates

DaMoN '22 Paper Acceptance Rate 12 of 18 submissions, 67%;

Overall Acceptance Rate 94 of 127 submissions, 74%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

3
Total Citations
View Citations
377
Total Downloads

Downloads (Last 12 months)122
Downloads (Last 6 weeks)11

Reflects downloads up to 26 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

Hahn TWildermann STeich J(2024)JSON-CooP: A JSON Decompression/Parsing Co-Design for FPGAs2024 34th International Conference on Field-Programmable Logic and Applications (FPL)10.1109/FPL64840.2024.00012(11-18)Online publication date: 2-Sep-2024
https://doi.org/10.1109/FPL64840.2024.00012
Hahn TSchüll DWildermann STeich J(2024)ABACUS: ASIP-Based Avro Schema-Customizable Parser Acceleration on FPGAs2024 27th International Symposium on Design & Diagnostics of Electronic Circuits & Systems (DDECS)10.1109/DDECS60919.2024.10508904(79-85)Online publication date: 3-Apr-2024
https://doi.org/10.1109/DDECS60919.2024.10508904
Keiser JLemire D(2024)On‐demand JSON: A better way to parse documents?Software: Practice and Experience10.1002/spe.331354:6(1074-1086)Online publication date: 18-Jan-2024
https://doi.org/10.1002/spe.3313
Hahn TWildermann STeich J(2023)SPEAR-JSON: Selective Parsing of JSON to Enable Accelerated Stream Processing on FPGAs2023 33rd International Conference on Field-Programmable Logic and Applications (FPL)10.1109/FPL60245.2023.00034(189-196)Online publication date: 4-Sep-2023
https://doi.org/10.1109/FPL60245.2023.00034

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

HTML Format

View this article in HTML Format.

Figures

Tables

Media

View Table of Conten