

Introducing Sandy Bridge

Bob Valentine Senior Principal Engineer

Sandy Bridge: Overview

Integrates CPU, Graphics, MC, PCI Express* On Single Chip



Agenda

- Innovation in the Processor core
- System Agent, Ring Architecture and Other Innovations
- Innovation in Power Management

Sandy Bridge Microarchitecture



Introduction to Sandy Bridge Processor Core Microarchitecture

Outline

- Sandy Bridge Processor Core Summary
- Core Major Microarchitecture Enhancements
- Core Architectural Enhancements
- Processor Core Summary

Sandy Bridge Processor Core Summary

- Build upon the successful Nehalem microarchitecture processor core
 - Converged building block for mobile, desktop, and server
- Add "Cool" microarchitecture enhancements
 - Features that are better than linear performance/power
- Add "Really Cool" microarchitecture enhancements
 - Features which gain performance while saving power
- Extend the architecture for important new applications
 - Floating Point and Throughput
 - Intel[®] Advanced Vector Extensions (Intel[®] AVX) Significant boost for selected compute intensive applications
 - Security
 - AES (Advanced Encryption Standard) throughput enhancements
 - Large Integer RSA speedups
 - OS/VMM and server related features
 - State save/restore optimizations

Processor Core Tutorial Microarchitecture Block Diagram



Front End Microarchitecture



Instruction Decode in Processor Core

- 32 Kilo-byte 8-way Associative ICache
- 4 Decoders, up to 4 instructions / cycle
- Micro-Fusion
 - Bundle multiple instruction events into a single "Uops"
- Macro-Fusion
 - Fuse instruction pairs into a complex "Uop"
- Decode Pipeline supports 16 bytes per cycle

New: Decoded Uop Cache



Add a Decoded Uop Cache

- An LO Instruction Cache for Uops instead of Instruction Bytes
 - ~80% hit rate for most applications
- Higher Instruction Bandwidth and Lower Latency
 - Decoded Uop Cache can represent 32-byte / cycle
 - More Cycles sustaining 4 instruction/cycle
 - Able to 'stitch' across taken branches in the control flow

New Branch Prediction Unit



Do a 'Ground Up' Rebuild of Branch Predictor

- Twice as many targets
- Much more effective storage for history
- Much longer history for data dependent behaviors



"Really Cool" features in the front end

- Decoded Uop Cache lets the normal front end sleep
 - Decode one time instead of many times
- Branch-Mispredictions reduced substantially

"Really Cool" Features Save Power while Increasing Performance Power is fungible... ..give it to other units in this core, or other units on die

"Out of Order " Cluster In Order Allocation, Rename, Retirement

- Receives Uops from the Front End
- Sends them to Execution Units when they are ready
- Retires them in Program Order
- Goal: Increase Performance by finding more Instruction Level
 Parallelism
 - Increasing Depth and Width of machine implies larger buffers
 - More Data Storage, More Data Movement, More Power

Challenge to the OoO Architects :

Increase the ILP while keeping the power available for Execution

Sandy Bridge Out-of-Order (OOO) Cluster



Execution Cluster

- 3 Execution Ports
- Maximum throughput of 8 floating point operations* per cycle
 - Port 0 : packed SP multiply
 - Port 1 : packed SP add





*FLOPS = Floating Point Operations / Second

Doubling the FLOPs in a "Cool" Manner

- Intel[®] Advanced Vector Extensions (Intel[®] AVX)
- Extend SSE FP instruction set to 256 bits operand size
 - Intel AVX extends all 16 XMM registers to 256bits



• New, non-destructive source syntax

– VADDPS ymm1, ymm2, ymm3

- New Operations to enhance vectorization
 - Broadcasts
 - Masked load & store

Intel[®] Advanced Vector Extensions (Intel[®] AVX)

- Doubling the FLOPs in a cool manner
- Extend SSE FP instruction set to 256 bits operand size
 - Intel AVX extends all 16 XMM registers to 256bits
- New, non-destructive source syntax
 - VADDPS ymm1, ymm2, ymm3
- New Operations to enhance vectorization
 - Broadcasts
 - Masked load & store

Intel[®] AVX is a "Cool" Architecture Vectors are a natural data-type for many applications Wider vectors and non-destructive source specify more work with fewer instructions

Extending the existing state is area and power efficient

to 256bits YMM0 256 bits (AVX)

Execution Cluster – A Look Inside

Scheduler sees matrix:

- •3 "ports" to 3 "stacks" of execution units
- •General Purpose Integer
 - SIMD (Vector)
 Integer
 - SIMD Floating Point

•The challenge is to double the output of one of these stacks in a manner that is invisible to the others

	ALU	VI MUL		FP MUL
Port 0		VI Shuffle		Blend
				DIV
	GPR	SIMD INT	S	IMD FP
	ALU	VI ADD		FP ADD
Port 1		VI Shuffle		
	ALU			FP Shuf
Port 5	JMP			FP Bool
				Blend

Execution Cluster

Solution:

- Repurpose existing datapaths to dual-use
- SIMD integer and legacy SIMD FP use legacy stack style
- Intel[®] AVX utilizes *both* 128-bit execution stacks



Execution Cluster

Solution:

- Repurpose existing datapaths to dual-use
- SIMD integer and legacy SIMD FP use legacy stack style
- Intel[®] AVX utilizes *both* 128-bit execution stacks



"Cool" Implementation of Intel AVX 256-bit Multiply + 256-bit ADD + 256-bit Load per clock... Double your FLOPs with great energy efficiency

Intel[®] Advanced Vector Extensions (Intel[®] AVX)

Memory Cluster



- Memory Unit can service two memory requests per cycle
 - 16 bytes load and 16 bytes store per cycle

Challenge to the Memory Cluster Architects Maintain the historic bytes/flop ratio of SSE for Intel® AVXand do so in a "cool" manner

Memory Cluster in Sandy Bridge



- Solution : Dual-Use the existing connections
 - Make load/store pipes symmetric
- Memory Unit services three data accesses per cycle
 - 2 read requests of up to 16 bytes AND 1 store of up to 16 bytes
 - Internal sequencer deals with queued requests

Memory Cluster in Sandy Bridge



- Solution : Dual-Use the existing connections
 - Make load/store pipes symmetric
- Memory Unit services three data accesses per cycle
 - 2 read requests of up to 16 bytes AND 1 store of up to 16 bytes
 - Internal sequencer deals with queued requests

Second Load Port is one of highest performance features Required to keep Intel[®] Advanced Vector Extensions (Intel[®] AVX) Instruction Set fed linear power/performance means its "Cool"

Putting it together Sandy Bridge Microarchitecture



23 Sandy Bridge - Intel[®] Next Generation Microarchitecture AVX = Intel[®] Advanced Vector Extensions (Intel[®] AVX)

Other Architectural Extensions

- Cryptography Instruction Throughput Enhancements
 - throughput for AES instructions introduced in Westmere
- Large Number Arithmetic Throughput Enhancements
 - ADC (Add with Carry) throughput doubled
 - Multiply (64-bit multiplicands with 128-bit product)
 - ~25% speedup on existing RSA binaries!
- State Save/Restore Enhancements
 - New state added in Intel® Advanced Vector Extensions (Intel[®] AVX)
 - HW monitors features used by applications
 - Only saves/restores state that is used

Sandy Bridge Processor Core Summary

- Build upon the successful Nehalem processor core
 - Converged building block for mobile, desktop, and server
 - "Cool" and "Really Cool" features
 - Improve performance/power and performance/area
- Extends the architecture for important new applications
 - Floating Point and Throughput Applications
 - Intel® Advanced Vector Extensions (Intel® AVX) Significant boost for selected compute intensive apps
 - Security
 - AES (Advanced Encryption Standard) Instructions speedup
 - Large Integer RSA and SHA speedups
 - OS/VMM and server related features
 - State save/ restore optimizations

Sandy Bridge Microarchitecture



2011 PCH

System Agent, Ring Architecture and Other Innovations

Integration: Optimization Opportunities

- **Dynamically redistribute** power between Cores & Graphics
- **Tight power management** control of all components, providing better granularity and deeper idle/sleep states
- Three separate power/frequency domains: <u>System Agent</u> (*Fixed*), <u>Cores+Ring</u>, <u>Graphics</u> (*Variable*)
- High BW Last Level Cache, **shared** among Cores and Graphics
 - Significant performance boost, saves memory bandwidth and power
- Integrated Memory Controller and PCI Express* ports
 - Tightly integrated with Core/Graphics/LLC domain
 - Provides low latency & low power remove intermediate busses
- **Bandwidth is balanced** across the whole machine, from Core/Graphics all the way to Memory Controller
- Modular uArch for optimal cost/power/performance
 - Derivative products done with minimal effort/time

Scalable Ring On-die Interconnect

- **Ring-based** interconnect between Cores, Graphics, Last Level Cache (LLC) and System Agent domain
- Composed of 4 rings
 - 32 Byte *Data* ring, *Request* ring, *Acknowledge* ring and *Snoop* ring
 - Fully pipelined at core frequency/voltage: bandwidth, latency and power scale with cores
- Massive ring wire routing runs over the LLC with no area impact
- Access on ring always picks the shortest path – minimize latency
- Distributed arbitration, sophisticated ring protocol to handle coherency, ordering, and core interface
- Scalable to servers with large number of processors

High Bandwidth, Low Latency, Modular



Block Diagram Illustrative only. Number of processor cores will vary with different processor models based on the Sandy Bridge Microarchitecture. Represents client processor implementation.

Cache Box

- Interface block
 - Between Core/Graphics/Media and the Ring
 - Between Cache controller and the Ring
 - Implements the ring logic, arbitration, cache controller
 - Communicates with System Agent for LLC misses, external snoops, non-cacheable accesses
- Full cache pipeline in each cache box
 - Physical Addresses are hashed at the source to prevent hot spots and increase bandwidth
 - Maintains coherency and ordering for the addresses that are mapped to it
 - LLC is fully inclusive with "Core Valid Bits" eliminates unnecessary snoops to cores
 - Runs at core voltage/frequency, scales with Cores

Distributed coherency & ordering; Scalable Bandwidth, Latency & Power



Block Diagram Illustrative only. Number of processor cores will vary with different processor models based on the Sandy Bridge Microarchitecture. Represents client processor implementation.





















31











Sandy Bridge LLC Sharing

- LLC shared among all Cores, Graphics and Media
- Graphics driver controls which streams are cached/coherent
- Any agent can access all data in the LLC, independent of who allocated the line, after memory range checks
- Controlled LLC way allocation mechanism to prevent thrashing between Core/graphics
- Multiple coherency domains
- **IA Domain** (Fully coherent via cross-snoops)
- **Graphic domain** (*Graphics virtual caches*, *flushed to IA domain by graphics engine*)
- Non-Coherent domain (Display data, flushed to memory by graphics engine)

Much higher Graphics performance, DRAM power savings, more DRAM BW available for Cores



Block Diagram Illustrative only. Number of processor cores will vary with different processor models based on the Sandy Bridge Microarchitecture. Represents client processor implementation. Sandy Bridge - Intel® Next Generation Microarchitecture

Lean and Mean System Agent

- Contains PCI Express*, DMI, Memory Controller, Display Engine...
- Contains Power Control Unit
 - Programmable uController, handles all power management and reset functions in the chip
- Smart integration with the ring
 - Provides cores/Graphics / Media with high BW, low latency to DRAM/IO for best performance
 - Handles IO-to-cache coherency



Lean and Mean System Agent

- Contains PCI Express*, DMI, Memory Controller, Display Engine...
- Contains Power Control Unit
 - Programmable uController, handles all power management and reset functions in the chip
- Smart integration with the ring
 - Provides cores/Graphics /Media with high BW, low latency to DRAM/IO for best performance
 - Handles IO-to-cache coherency
- Separate voltage and frequency from ring/cores, Display integration for better battery life
- Extensive power and thermal management for PCI Express* and DDR



Block Diagram Illustrative only. Number of processor cores will vary with different processor models based on the Sandy Bridge Microarchitecture. Represents client processor implementation.



Power and Thermal Management

Usage Scenario: Responsive Behavior

- Interactive work benefits from Next Generation Intel® Turbo Boost
- Idle periods intermixed with user actions



Innovative Concept: Thermal Capacitance



Temperature rises as energy is delivered to thermal solution Thermal solution response is calculated at real-time

Next Generation Intel[®] Turbo Boost Benefit



Core and Graphic Power Budgeting

- Cores and Graphics integrated on the same die with separate voltage/frequency controls; tight HW control
- Full package power specifications available for sharing
- Power budget can shift between Cores and Graphics



Core and Graphic Power Budgeting

- Cores and Graphics integrated on the same die with separate voltage/frequency controls; tight HW control
- Full package power specifications available for sharing
- Power budget can shift between Cores and Graphics



Summary

32nm Next Generation Microarchitecture

Processor Graphics

System Agent, Ring Architecture and Other Innovations

> Performance and Power Efficiency