Hennessy, John L.
Hennessy, John L., 1952-....
Hennessy, John
John L. Hennessy American computer scientist
VIAF ID: 4986532 (Personal)
Permalink: http://viaf.org/viaf/4986532
Preferred Forms
-
-
-
- 100 1 _ ââ¡a Hennessy, John Lâ
- 100 1 _ ââ¡a Hennessy, John L.â
-
- 100 1 _ ââ¡a Hennessy, John L.â
-
-
-
-
-
- 100 1 _ ââ¡a Hennessy, John L.â
-
-
-
- 100 1 _ ââ¡a Hennessy, John L.â ââ¡d 1952-â
- 100 1 _ ââ¡a Hennessy, John L.â ââ¡d 1952-â
- 100 1 _ ââ¡a Hennessy, John L.â ââ¡d 1952-â
- 100 1 _ ââ¡a Hennessy, John L.,â ââ¡d 1952-â
-
- 100 1 _ ââ¡a Hennessy, John L.,â ââ¡d 1952-....â
- 100 0 _ ââ¡a John L. Hennessyâ ââ¡c American computer scientistâ
Â
Â
Â
Â
4xx's: Alternate Name Forms (47)
5xx's: Related Names (3)
- 510 2 _ ââ¡a Stanford Universityâ
- 510 2 _ ââ¡a Stanford Universityâ ââ¡4 affiâ ââ¡4 https://d-nb.info/standards/elementset/gnd#affiliationâ ââ¡e Affiliationâ
- 510 2 _ ââ¡a State University of New York at Stony Brookâ
Works
Title | Sources |
---|---|
The accuracy of trace-driven simulations of multiprocessors | |
Analysis of cache performance for operating systems and multiprogramming | |
Arquitetura de computadores : uma abordagem quantitativa | |
Carleton Watkins : the Stanford albums : [exhibition, Standford, Cantor Arts Center, April 24-August 17, 2014 | |
Computer architecture A quantitative approach | |
Computer organization and design : the hardware/software interface | |
Eoreun eun eotteoke seongjang haneunga | |
Estructura y diseño de computadores : la interfaz software/hardware | |
The formal definition of a real-time language | |
Information technology for counterterrorism : immediate actions and future possibilities | |
Keompyuteo gujo mit seolgye | |
KonpyÅ«ta Äkitekucha | |
Konpyuta no kosei to sekkei : Hadoea to sofutoea no intafesu. | |
Leading matters : lessons from my journey | |
The microprocessor chronicles : the history of the microprocessor | |
n89106247 | |
Organisation et conception des ordinateurs : l'interface matériel-logiciel | |
The performance advantages of integrating message passing in cache-coherent multiprocessors | |
Postpass Code Optimization of Pipeline Constraints | |
Rechnerarchitektur Analyse, Entwurf, Implementierung, Bewertung | |
Rechnerorganisation und Rechnerentwurf : die Hardware/Software-Schnittstelle : MIPS edition | |
Scalable multiprocessors and the DASH approach | |
Struttura e progetto dei calcolatori. L'interfaccia hardware-software | |
VLSI Processor Architecture | |
ì´ë¥¸ì ì´ë»ê² ì±ì¥íëê° êµ¬ê¸, ì¤í í¼ëìì ë°°ì°ë 리ëì í격 | |
ì»´í¨í° 구조 ë° ì¤ê³ íëì¨ì´ / ìíí¸ì¨ì´ ì¸í°íì´ì¤ | |
ì»´í¨í° 구조 ì ëì ì 근방ì | |
ã³ã³ãã¥ã¼ã¿ã®æ§æã¨è¨è¨ : ãã¼ãã¦ã¨ã¢ã¨ã½ããã¦ã¨ã¢ã®ã¤ã³ã¿ãã§ã¼ã¹ | |
ã¹ã¿ã³ãã©ã¼ã大å¦åèªå¦é·ãæããæ¬ç©ã®ãªã¼ãã¼ã大åã«ããã㨠| |
ããã·ã¼&ãã¿ã¼ã½ã³ã³ã³ãã¥ã¼ã¿ã¢ã¼ããã¯ã㣠: å®éçã¢ããã¼ã |