

TABLE OF CONTENTS

Volume I

ASP-L1: PIPELINED ADC

**ASP-L1.1: DIGITAL ERROR CORRECTION AND CALIBRATION OF GAIN NON-LINEARITIES I - 1
IN A PIPELINED ADC**

Arun Ravindran, University of North Carolina at Charlotte, United States; Anup Savla, Jennifer Leonard, The Ohio State University, United States

ASP-L1.2: A NEW DIGITAL BACKGROUND CALIBRATION TECHNIQUE FOR PIPELINED ADC I - 5

Kamal El-Sankary, Mohamad Sawan, École Polytechnique de Montréal, Canada

ASP-L1.3: A 1.8V 8-BIT 250MSAMPLE/S NYQUIST-RATE CMOS PIPELINED ADC..... I - 9

Tae-Hwan Oh, Ho-Young Lee, Ho-Jin Park, Jae-Whui Kim, Samsung Electronics, Republic of Korea

**ASP-L1.4: DIGITAL BACKGROUND AUTO-CALIBRATION OF DAC NON-LINEARITY IN I - 13
PIPELINED ADCs**

Martin Kinyua, Texas Instruments, United States; Franco Maloberti, University of Texas, Dallas, United States; William Gosney, Southern Methodist University, United States

ASP-L1.5: A 28mW 10b 80MS/s PIPELINED ADC IN 0.13 μ m CMOS I - 17

Peter Bogner, Infineon Technologies AG, Austria

ASP-L2: ANALOG FILTERING TECHNIQUES I

**ASP-L2.1: ON DESIGNING LINEARLY TUNABLE HIGH-Q OTA-C FILTERS WITH LOW I - 21
SENSITIVITY**

Jader A. De Lima, Fernando M. Alcaide, University of Sao Paulo State, Brazil

ASP-L2.2: EXACT DESIGN OF ALL-MOS LOG FILTERS I - 25

Francisco Serra-Graells, Xavier Redondo, Institut de Microelectrònica de Barcelona - CNM, Spain

ASP-L2.3: ADAPTIVE LOG DOMAIN FILTERS USING FLOATING GATE TRANSISTORS I - 29

Pamela Abshire, Eric Liu Wong, Yiming Zhai, Marc Cohen, University of Maryland, United States

**ASP-L2.4: A FULLY PROGRAMMABLE LOG-DOMAIN BANDPASS FILTER USING I - 33
MULTIPLE-INPUT TRANSLINEAR ELEMENTS**

Ravi Chawla, Haw-Jing Lo, Arindam Basu, Paul Hasler, Brad Minch, Georgia Institute of Technology, United States

**ASP-L2.5: 6.61 M TO 317M Hz NTH-ORDER CURRENT-MODE LOW-PASS AND HIGH-PASS I - 37
OTA-ONLY-WITHOUT-C FILTER**

Chun-Ming Chang, Chung Yuan Christian University, Taiwan

ASP-L3: VOLTAGE REFERENCES

**ASP-L3.1: A CMOS BANDGAP REFERENCE CIRCUIT FOR SUB-1-V OPERATION WITHOUT I - 41
USING EXTRA LOW THRESHOLD-VOLTAGE DEVICE**

Ming-Dou Ker, Jung-Sheng Chen, Ching-Yun Chu, National Chiao Tung University, Taiwan

ASP-L3.2: DESIGN AND OPTIMIZATION OF A HIGH PSRR CMOS BANDGAP VOLTAGE REFERENCE	I - 45
<i>Armin Tajalli, Sharif University of Technology / Microelectronics Research Center, Iran; Seyed Mojtaba Atarodi, MixeCore Design, United States; Abbas Khodaverdi, Microelectronics Research Center, Iran; Farzad Sahandi Esfanjani, Tripath, United States</i>	
ASP-L3.3: DESIGN OF A 1.5-V HIGH-ORDER CURVATURE-COMPENSATED CMOS BANDGAP REFERENCE	I - 49
<i>Chi Yat Leung, Ka Nang Leung, Philip K. T. Mok, The Hong Kong University of Science and Technology, Hong Kong SAR of China</i>	
ASP-L3.4: TOWARDS A SUB-1 V CMOS VOLTAGE REFERENCE	I - 53
<i>Laleh Najafzadeh, Igor Filanovsky, University of Alberta, Canada</i>	
ASP-L3.5: A LOW-POWER LOW-VOLTAGE MOSFET-ONLY VOLTAGE REFERENCE	I - 57
<i>Ferdinando Bedeschi, STMicroelectronics, Italy; Edoardo Bonizzoni, Andrea Fantini, University of Pavia, Italy; Claudio Resta, STMicroelectronics, Italy; Guido Torelli, University of Pavia, Italy</i>	
ASP-L4: PIPELINED AND FOLDED ADC	
ASP-L4.1: A BACKGROUND DIGITAL SELF-CALIBRATION SCHEME FOR PIPELINED ADCS BASED ON TRANSFER CURVE ESTIMATION	I - 61
<i>Hanjun Jiang, Haibo Fei, Iowa State University, United States; Degang Chen, Iowa State Univerisity, United States; Randall Geiger, Iowa State University, United States</i>	
ASP-L4.2: A NOVEL QUEUEING ARCHITECTURE FOR BACKGROUND CALIBRATION OF PIPELINE ADCS	I - 65
<i>Anup Savla, Jennifer Leonard, The Ohio State University, United States; Arun Ravindran, University of North Carolina at Charlotte, United States</i>	
ASP-L4.3: A 12-BIT 40MSPS 3.3-V 56-mW PIPELINED A/D CONVERTER IN 0.25-um CMOS	I - 69
<i>Reza Lotfi, Mohammad Taherzadeh-Sani, Omid Shoaee, University of Tehran, Iran</i>	
ASP-L4.4: A 10-BIT, 3.3-V, 60MSAMPLE/S, COMBINED RADIX<2 AND 1.5-BIT/STAGE PIPELINED ANALOG-TO-DIGITAL CONVERTER	I - 73
<i>Babak Nejati, Uuniversity of California at San Diego, United States; Omid Shoaee, University of Tehran, Iran</i>	
ASP-L4.5: A LOW VOLTAGE LOW POWER 8-BIT FOLDING/INTERPOLATING ADC WITH RAIL-TO-RAIL INPUT RANGE	I - 77
<i>Hamid Movahedian, Meysam Azin, Mehrdad Sharif Bakhtiar, Sharif University of Technology, Iran</i>	
ASP-L5: ANALOG FILTERING TECHNIQUES II	
ASP-L5.1: BEHAVIORAL MODELING OF RF FILTERS IN VHDL-AMS FOR AUTOMATED ARCHITECTURAL AND PARAMETRIC OPTIMIZATION	I - 81
<i>Tom J. Kazmierski, Fazrena Hamid, University of Southampton, United Kingdom</i>	
ASP-L5.2: A DESIGN STRATEGY FOR AREA EFFICIENT HIGH-ORDER HIGH-Q SC FILTERS	I - 85
<i>Jose L. Ausin, J. Francisco Duque-Carrillo, University of Extremadura, Spain; Guido Torelli, University of Pavia, Italy; Miguel Angel Domínguez, University of Extremadura, Spain</i>	
ASP-L5.3: LOW ACTIVE-SENSITIVITY ALLPOLE ACTIVE-RC FILTERS USING IMPEDANCE TAPERING	I - 89
<i>Dražen Jurišić, University of Zagreb, Croatia; George S. Moschytz, Swiss Federal Institute of Technology (ETH), Zürich, Switzerland; Neven Mijat, University of Zagreb, Croatia</i>	

ASP-L5.4: DIGITAL TUNING OF ANALOG BANDPASS FILTERS BASED ON ENVELOPE DETECTION I - 93

Taner Sümesaglam, Aydin I. Karsilayan, Texas A&M University, United States

ASP-L5.5: A PROGRAMMABLE BANDPASS ARRAY USING FLOATING-GATE ELEMENTS I - 97

David Graham, Paul Smith, Richard Ellis, Ravi Chawli, Paul Hasler, Georgia Institute of Technology, United States

ASP-L6: BROADBAND AND UWB CIRCUITS

ASP-L6.1: DESIGN OF A SiGe LOW-NOISE AMPLIFIER FOR 3.1-10.6 GHz ULTRA-WIDEBAND RADIO I - 101

Bo Shi, Michael, Yan Wah Chia, Institute for Infocomm Research, Singapore

ASP-L6.2: A FEEDFORWARD COMPENSATED HIGH-LINEARITY DIFFERENTIAL TRANSCONDUCTOR FOR RF APPLICATIONS I - 105

Su-Tarn Lim, John R. Long, Delft University of Technology, Netherlands

ASP-L6.3: A PPM GAUSSIAN PULSE GENERATOR FOR ULTRA-WIDEBAND COMMUNICATIONS I - 109

Sumit Bagga, Delft University of Technology, Netherlands; Giuseppe de Vita, Università di Pisa, Italy; Sandro A. P. Haddad, Wouter A. Serdijn, John R. Long, Delft University of Technology, Netherlands

ASP-L6.4: A HIGH IIP3 X-BAND BICMOS MIXER FOR RADAR APPLICATIONS..... I - 113

Xuejin Wang, Arizona State University, United States; Aykut Dengi, Neolinear, Inc., United States; Sayfe Kiaei, Arizona State University, United States

ASP-L6.5: A 12.5GHZ RF MATRIX AMPLIFIER IN 180NM SOI CMOS I - 117

Jinho Park, David Allstot, University of Washington, United States

ASP-L7: FLASH ADC

ASP-L7.1: TERMINATION OF AVERAGING NETWORKS IN FLASH ADCS I - 121

Pedro Figueiredo, João Vital, Chipidea Microelectrónica, Portugal

ASP-L7.2: A STATISTICAL BACKGROUND CALIBRATION TECHNIQUE FOR FLASH ANALOG-TO-DIGITAL CONVERTERS I - 125

Chun-Cheng Huang, Jieh-Tsorng Wu, National Chiao Tung University, Taiwan

ASP-L7.3: A STUDY OF DIGITAL DECODERS IN FLASH ANALOG-TO-DIGITAL CONVERTERS I - 129

Erik Säll, Mark Vesterbacka, K. Ola Andersson, Linköping University, Sweden

ASP-L7.4: OPTIMAL OFFSET AVERAGING FOR FLASH AND FOLDING A/D CONVERTERS I - 133

Ovidiu Carnu, Adrian Leuciuc, State University of New York at Stony Brook, United States

ASP-L7.5: 6-BIT LOW POWER LOW AREA FREQUENCY MODULATION BASED FLASH ADC I - 137

Quentin Diduck, Martin Margala, University of Rochester, United States

ASP-L8: ANALOG SIGNAL PROCESSING I

ASP-L8.1: SYNTHESIS OF AMPLIFIER TRANSFER FUNCTION USING TIME-DOMAIN RESPONSE I - 141

Igor Filanovsky, University of Alberta, Canada; Arie van Staveren, Chris Verhoeven, TU Delft, Netherlands

ASP-L8.2: OPTIMIZED DYNAMIC TRANSLINEAR IMPLEMENTATION OF THE GAUSSIAN WAVELET TRANSFORM I - 145

Sandro A. P. Haddad, Nanko Verwaal, Delft University of Technology, Netherlands; Richard Houben, Medtronic, Netherlands; Wouter A. Serdijn, Delft University of Technology, Netherlands

ASP-L8.3: METHOD FOR EQUALIZER DESIGN BASED ON TIME-DOMAIN SYMMETRY	I - 149
<i>Mladen Vucic, Goran Molnar, Hrvoje Babic, Faculty of Electrical Engineering and Computing, Croatia</i>	
ASP-L8.4: EXACT SYNTHESIS OF BANDPASS RESPONSES USING AN ISOLATED CASCADE	I - 153
CONNECTION OF SAME ORDER LOWPASS AND HIGHPASS FILTERS	
<i>Roberto Gómez-García, José I. Alonso, Universidad Politécnica de Madrid, Spain</i>	
ASP-L8.5: MIXING DOMAINS IN SIGNAL PROCESSING.....	I - 157
<i>Yannis Tsvividis, Columbia University, United States</i>	
 ASP-L9: OSCILLATORS	
ASP-L9.1: PHASE NOISE AND ACCURACY IN QUADRATURE OSCILLATORS	I - 161
<i>Luca Romanò, Salvatore Levantino, Andrea Bonfanti, Carlo Samori, Politecnico di Milano, Italy; Andrea Lacaita, Politecnico di Milano / IFN-CNR Sez. Milano, Italy</i>	
ASP-L9.2: A 2.4 GHZ CMOS QUADRATURE LC-OSCILLATOR/MIXER.....	I - 165
<i>Luís Oliveira, Jorge Fernandes, IST/INESC-ID Lisboa, Portugal; Igor Filanovsky, University of Alberta, Canada; Chris Verhoeven, Delft University of Technology, Netherlands</i>	
ASP-L9.3: QUADRATURE VCO BASED ON DIRECT SECOND HARMONIC LOCKING	I - 169
<i>Paola Tortori, Davide Guermandi, Eleonora Franchi, Antonio Gnudi, Università di Bologna, Italy</i>	
ASP-L9.4: A WIDEBAND LC-VCO WITH ENHANCED PSRR FOR SOC APPLICATIONS.....	I - 173
<i>Sebastian Magierowski, University of Calgary, Canada; Krzysztof Iniewski, Simon Fraser University, Canada; Stefan Zukotynski, University of Toronto, Canada</i>	
ASP-L9.5: DCS1800/WCDMA ADAPTIVE VOLTAGE-CONTROLLED OSCILLATOR.....	I - 177
<i>Aleksandar Tasic, Wouter A. Serdijn, John R. Long, TU Delft, Netherlands</i>	
 ASP-L10: CIRCUIT THEORY IN ELECTRONICS	
ASP-L10.1: A DYNAMIC ANALYSIS OF A LATCHED CMOS COMPARATOR.....	I - 181
<i>Lourans Samid, Patrick Volz, Yiannos Manoli, University of Freiburg, Germany</i>	
ASP-L10.2: GENERALIZATIONS OF ADJOINT NETWORKS TECHNIQUES FOR RLC	I - 185
INTERCONNECTS MODEL-ORDER REDUCTIONS	
<i>Herng-Jer Lee, Chia-Chi Chu, Wu-Shiung Feng, Chang Gung University, Taiwan</i>	
ASP-L10.3: SYNTHESIS OF STATIC MULTIPLE INPUT MULTIPLE OUTPUT MITE	I - 189
NETWORKS	
<i>Shyam Subramanian, David Anderson, Paul Hasler, Georgia Institute of Technology, United States</i>	
ASP-L10.4: INFORMATION CAPACITY AND POWER EFFICIENCY IN OPERATIONAL	I - 193
TRANSCONDUCTANCE AMPLIFIERS	
<i>Makeswaran Loganathan, Suvarcha Malhotra, Pamela Abshire, University of Maryland, United States</i>	
ASP-L10.5: A POWER-PERFORMANCE ADAPTIVE LOW VOLTAGE ANALOG CIRCUIT DESIGN	I - 197
USING INDEPENDENTLY CONTROLLED DOUBLE GATE CMOS TECHNOLOGY	
<i>Arvind Kumar, Sandip Tiwari, Cornell University, United States</i>	
 ASP-L11: CMOS ADC	
ASP-L11.1: A 89dB LOW-POWER CMOS SIGMA-DELTA MODULATOR FOR BLUETOOTH	I - 201
APPLICATION	
<i>Haibin Huang, Ezz I. El-Masry, Dalhousie University, Canada</i>	

ASP-L11.2: A 0.35μm CMOS 17-BIT@40kS/s SENSOR A/D INTERFACE BASED ON A PROGRAMMABLE-GAIN CASCADE 2-1 SIGMA-DELTA MODULATOR	I - 205
<i>José M. García-González, Sara Escalera, José M. de la Rosa, Oscar Guerra, Fernando Medeiro, Rocío del Río, Belén Pérez-Verdú, Angel Rodríguez-Vázquez, Instituto de Microelectrónica de Sevilla (IMSE), Spain</i>	
ASP-L11.3: A CMOS LOW-POWER ADC FOR DVB-T AND DVB-H SYSTEMS	I - 209
<i>Olujide Adeniran, Sony Semiconductor and Electronic Solutions / University College London, United Kingdom; Andreas Demosthenous, University College London, United Kingdom; Chris Clifton, Sam Atungsiri, Randeep Soin, Sony Semiconductor and Electronic Solutions, United Kingdom</i>	
ASP-L11.4: A 0.5μm CMOS PROGRAMMABLE DISCRETE-TIME DELTA-SIGMA MODULATOR WITH FLOATING GATE ELEMENTS	I - 213
<i>Angelo Pereira, Daniel Allen, Paul Hasler, Georgia Institute of Technology, United States</i>	
ASP-L11.5: A 50-MHZ CMOS QUADRATURE CHARGE SAMPLING CIRCUIT WITH 66 DB SFDR	I - 217
<i>Sami Karvonen, Tom Riley, Juha Kostamovaara, University of Oulu, Finland</i>	
ASP-L12: ANALOG SIGNAL PROCESSING II	
ASP-L12.1: SPECTRAL ANALYSIS OF SIGNALS EXPERIENCING NONSTATIONARY STOCHASTIC TIME-SHIFTS	I - 221
<i>Omid Oliaei, Motorola Labs, United States</i>	
ASP-L12.2: POWER-CONSCIOUS DESIGN METHODOLOGY FOR CLASS-A SWITCHED-CURRENT WAVE FILTERS	I - 225
<i>Reuben Wilcock, Bashir Al-Hashimi, University of Southampton, United Kingdom</i>	
ASP-L12.3: LOW POWER CURRENT RECTIFIERS FOR LARGE-SCALE CURRENT-MODE SIGNAL PROCESSING	I - 229
<i>Ralf Philipp, Ralph Etienne-Cummings, Johns Hopkins University, United States</i>	
ASP-L12.4: AN ULTRA-LOW POWER ANALOGUE DIRECTIONALITY SYSTEM FOR DIGITAL HEARING AIDS	I - 233
<i>Phil Corbishley, Esther Rodriguez-Villegas, Chris Toumazou, Imperial College, United Kingdom</i>	
ASP-L12.5: NTH ORDER CIRCULAR SYMMETRY PATTERN AND HEXOGONAL TESSELATION: TWO NEW LAYOUT TECHNIQUES CANCELLING NONLINEAR GRADIENT	I - 237
<i>Chengming He, Kuangming Yap, Degang Chen, Randall Geiger, Iowa State University, United States</i>	
ASP-L13: MIXED SIGNAL TESTING	
ASP-L13.1: LUMPED PASSIVE CIRCUITS FOR 5GHZ EMBEDDED TEST OF RF SOCS	I - 241
<i>Jangsup Yoon, William Eisenstadt, University of Florida, United States</i>	
ASP-L13.2: A TRANSLINEAR-BASED RF RMS DETECTOR FOR EMBEDDED TEST	I - 245
<i>Qizhang Yin, William Eisenstadt, Robert M. Fox, University of Florida, United States</i>	
ASP-L13.3: THE SRE/SRM APPROACH FOR SPECTRAL TESTING OF AMS CIRCUITS	I - 249
<i>Zhongjun Yu, Degang Chen, Randall Geiger, Iowa State University, United States</i>	
ASP-L13.4: A CALIBRATION TECHNIQUE FOR A HIGH-RESOLUTION FLASH TIME-TO-DIGITAL CONVERTER	I - 253
<i>Peter Levine, Gordon Roberts, McGill University, Canada</i>	
ASP-L13.5: AN ALTERNATIVE DFT METHODOLOGY TO TEST HIGH-RESOLUTION SIGMA DELTA MODULATORS	I - 257
<i>Sara Escalera, José M. García-González, Oscar Guerra, José M. de la Rosa, Fernando Medeiro, Belén Pérez-Verdú, Angel Rodríguez-Vázquez, IMSE - CNM - CSIC, Spain</i>	

ASP-L14: GENERAL CIRCUIT THEORY

ASP-L14.1: REACTANCE NETWORK SHAPING A SINUSOIDAL PULSE WITH SINUSOIDAL ENVELOPE OF FINITE DURATION I - 261

Igor Filanovsky, University of Alberta, Canada

ASP-L14.2: ACTIVE RC NETWORKS: WHAT BENEFIT IS THERE IN HAVING CONJUGATE REAL ZEROS IN THE SECOND-ORDER TRANSFER FUNCTION? I - 265

Ernst Goepel, Siemens Building Technologies, Germany

ASP-L14.3: MIXED-MODE PARAMETER ANALYSIS OF FULLY DIFFERENTIAL CIRCUITS I - 269

Timo Rahkonen, Jyri Kortekangas, University of Oulu, Finland

ASP-L14.4: DYNAMIC MODELING OF ANALOG INTEGRATED FILTERS FOR THE STABILITY STUDY OF ON-CHIP AUTOMATIC TUNING LOOPS I - 273

Herminio Martínez-García, Eva Vidal, Eduard Alarcón, Alberto Poveda, Technical University of Catalonia (UPC), Spain

ASP-L14.5: SIMULTANEOUS REALIZATION OF Z_{21}/Z_{11} AND Y_{21} OF AN RC TWO-PORT I - 277

Tetsuo Nishi, Masato Ogata, Kyushu University, Japan

ASP-L15: CURRENT-STEERING DAC

ASP-L15.1: AN ON-CHIP DNL ESTIMATION AND RECONFIGURATION FOR IMPROVED LINEARITY IN CURRENT STEERING DAC I - 281

Sunil Rafeeqe, Vinita Vasudevan, Indian Institute of Technology, India

ASP-L15.2: NONLINEAR DISTORTION IN CURRENT-STEERING D/A-CONVERTERS DUE TO ASYMMETRICAL SWITCHING ERRORS I - 285

Martin Clara, Andreas Wiesbauer, Wolfgang Klatzer, Infineon Technologies AG, Austria

ASP-L15.3: A CALIBRATION METHOD FOR CURRENT STEERING DIGITAL TO ANALOG CONVERTERS IN CONTINUOUS TIME MULTI-BIT SIGMA DELTA MODULATORS I - 289

Matthias Keller, Yiannos Manoli, Albert-Ludwigs-University, Germany; Friedel Gerfers, Philips Semiconductors GmbH, Germany

ASP-L15.4: MODELING OF THE IMPACT OF THE CURRENT SOURCE OUTPUT IMPEDANCE ON THE SFDR OF CURRENT-STEERING CMOS D/A CONVERTERS I - 293

Tao Chen, Georges Gielen, Katholieke Universiteit Leuven, Belgium

ASP-L15.5: A DIGITAL CALIBRATION FOR A 16-BIT, 400-MHZ CURRENT-STEERING DAC I - 297

Jussi Pirkkalaniemi, Marko Kosunen, Helsinki University of Technology, Finland; Mikko Waltari, Conexant Systems, Inc., United States; Kari Halonen, Helsinki University of Technology, Finland

ASP-L16: BIOINSPIRED CIRCUITS

ASP-L16.1: HARDWARE IMPLEMENTATION OF COMPLEX REACTION-DIFFUSION NEURAL NETWORKS USING LOG-DOMAIN TECHNIQUES I - 301

Teresa Serrano-Gotarredona, Bernabé Linares-Barranco, Instituto de Microelectrónica de Sevilla (IMSE), Spain

ASP-L16.2: TIME-BASED ARITHMETIC USING STEP FUNCTIONS I - 305

Vishnu Ravinuthula, John Harris, University of Florida, United States

ASP-L16.3: A BIO-PHYSICALLY INSPIRED SILICON NEURON I - 309

Ethan Farquhar, Paul Hasler, Georgia Institute of Technology, United States

ASP-L16.4: A RECONFIGURABLE BIDIRECTIONAL ACTIVE 2 DIMENSIONAL DENDRITE MODEL I - 313

Ethan Farquhar, David Abramson, Paul Hasler, Georgia Institute of Technology, United States

ASP-L16.5: A FAMILY OF FLOATING-GATE ADAPTING SYNAPSES BASED UPON TRANSISTOR CHANNEL MODELS I - 317

Christal Gordon, Ethan Farquhar, Paul Hasler, Georgia Institute of Technology, United States

ASP-L17: VOLTAGE AND CURRENT SOURCES I

ASP-L17.1: A NEW CHARGE PUMP CIRCUIT DEALING WITH GATE-OXIDE RELIABILITY ISSUE IN LOW-VOLTAGE PROCESSES I - 321

Ming-Dou Ker, Shih-Lun Chen, Chia-Sheng Tsai, National Chiao Tung University, Taiwan

ASP-L17.2: A PROCESS, VOLTAGE, AND TEMPERATURE COMPENSATED CMOS CONSTANT CURRENT REFERENCE I - 325

Susanta Sengupta, Georgia Institute of Technology, United States; Kanan Saurabh, Texas Instruments, India; Phillip Allen, Georgia Institute of Technology, United States

ASP-L17.3: HIGH-PSR BIAS CIRCUITRY FOR NTSC SYNC SEPARATION I - 329

Chua-Chin Wang, National Sun Yat-Sen University, Taiwan; Yih-Long Tseng, National Yun Yat-Sen University, Taiwan; Tzung-Je Lee, National Sun Yat-Sen University, Taiwan; Ron Hu, Asuka Semiconductor, Inc., Taiwan

ASP-L17.4: DESIGN OF AN ULTRA-LOW-POWER CURRENT SOURCE I - 333

Edgar Mauricio Camacho-Galeano, Carlos Galup-Montoro, Márcio Cherem Schneider, Universidade Federal de Santa Catarina, Brazil

ASP-L17.5: BIAS CURRENT GENERATORS WITH WIDE DYNAMIC RANGE I - 337

Tobi Delbrück, Univ/ETH Zürich, Switzerland; André van Schaik, University of Sydney, Australia

ASP-L18: DIGITAL-TO-ANALOG CONVERTERS

ASP-L18.1: HIGH-PRECISION DAC BASED ON A SELF-CALIBRATED SUB-BINARY RADIX CONVERTER I - 341

Marc Pastre, Maher Kayal, Swiss Federal Institute of Technology (EPFL), Switzerland

ASP-L18.2: ADDRESSING STATIC AND DYNAMIC ERRORS IN BANDPASS UNIT ELEMENT MULTIBIT DAC'S I - 345

Jeroen De Maeyer, Pieter Rombouts, Ludo Weyten, Ghent University, Belgium

ASP-L18.3: A 1-V 400MS/S 14BIT SELF-CALIBRATED CMOS DAC WITH ENHANCED DYNAMIC LINEARITY I - 349

Saeed Saeedi, Saeid Mehrmanesh, Sharif University of Technology / Microelectronics Research Center, Iran; Seyed Mojtaba Atarodi, MixeCore Design, United States; Hesam Aslanzadeh, Sharif University of Technology, Iran

ASP-L18.4: A 14-BIT, 200 MS/S DIGITAL-TO-ANALOG CONVERTER WITHOUT TRIMMING I - 353

Kuo-Hsing Cheng, Tsung-Shen Chen, Chia-Ming Tu, Tamkang University, Taiwan

ASP-L18.5: A FLOATING-GATE DAC ARRAY I - 357

Guillermo Serrano, Paul Hasler, Georgia Institute of Technology, United States

ASP-L19: DESIGN TECHNIQUES FOR ASP

ASP-L19.1: ON LEAKAGE CURRENT TEMPERATURE CHARACTERIZATION USING SUB-PICO-AMPERE CIRCUIT TECHNIQUES I - 361

Bernabé Linares-Barranco, Teresa Serrano-Gotarredona, Rafael Serrano-Gotarredona, Luis A. Camuñas, Instituto de Microelectrónica de Sevilla (IMSE), Spain

ASP-L19.2: COMPARISON OF QUASI-/PSEUDO-FLOATING GATE TECHNIQUES I - 365

Inchang Seo, Robert M. Fox, University of Florida, United States

ASP-L19.3: A GENERALIZED TIMING-SKEW-FREE, MULTI-PHASE CLOCK GENERATION PLATFORM FOR PARALLEL SAMPLED-DATA SYSTEMS	I - 369
<i>Sai-Weng Sin, Seng-Pan U., Rui Paulo Martins, University of Macau, Macao SAR of China</i>	
ASP-L19.4: AUTOMATIC RAPID PROGRAMMING OF LARGE ARRAYS OF FLOATING-GATE ELEMENTS	I - 373
<i>Guillermo Serrano, Paul Smith, Haw-Jing Lo, Ravi Chawla, Tyson Hall, Christopher Twigg, Paul Hasler, Georgia Institute of Technology, United States</i>	
ASP-L19.5: ON MISMATCH PROPERTIES OF MOS AND RESISTORS CALIBRATED LADDER STRUCTURES	I - 377
<i>Bernabé Linares-Barranco, Teresa Serrano-Gotarredona, Rafael Serrano-Gotarredona, Gustavo Vicente-Sánchez, Instituto de Microelectrónica de Sevilla (IMSE), Spain</i>	
ASP-L20: VOLTAGE AND CURRENT SOURCES II	
ASP-L20.1: A LOW VOLTAGE CMOS CONSTANT CURRENT-VOLTAGE REFERENCE CIRCUIT	I - 381
<i>Ilkka Nissinen, Juha Kostamovaara, University of Oulu, Finland</i>	
ASP-L20.2: A LOW-VOLTAGE CMOS LOW-DROPOUT REGULATOR WITH ENHANCED LOOP RESPONSE	I - 385
<i>Ka Nang Leung, Philip K. T. Mok, Sai Kit Lau, The Hong Kong University of Science and Technology, Hong Kong SAR of China</i>	
ASP-L20.3: LOW-VOLTAGE LINEAR VOLTAGE REGULATOR SUITABLE FOR MEMORIES	I - 389
<i>Walter Aloisi, Stello Matteo Billé, Gaetano Palumbo, Università di Catania, Italy</i>	
ASP-L20.4: HIGH-VOLTAGE-TOLERANT POWER SUPPLY IN A LOW-VOLTAGE CMOS TECHNOLOGY	I - 393
<i>Vladislav Potanin, Elena Potanina, National Semiconductor, United States</i>	
ASP-L20.5: A CMOS BANDGAP REFERENCE WITH CORRECTION FOR DEVICE-TO-DEVICE VARIATION	I - 397
<i>Preetam Tadeparthy, Texas Instruments, India</i>	
ASP-L21: SIGMA-DELTA CONVERTERS I	
ASP-L21.1: SYSTEMATIC DESIGN OF DOUBLE-SAMPLING SIGMA DELTA ADC'S WITH MODIFIED NTF	I - 401
<i>Pieter Rombouts, Jeroen De Maeyer, Johan Raman, Ludo Weyten, Ghent University, Belgium</i>	
ASP-L21.2: A CASCADED CONTINUOUS-TIME SIGMA-DELTA MODULATOR WITH 80 dB DYNAMIC RANGE	I - 405
<i>Maurits Ortmanns, Markus Kuderer, Yiannos Manoli, University of Freiburg, Germany; Friedel Gerfers, Philips Semiconductors GmbH, Germany</i>	
ASP-L21.3: DIRECT RF SAMPLING CONTINUOUS-TIME BANDPASS DELTA-SIGMA A/D CONVERTER DESIGN FOR 3G WIRELESS APPLICATIONS	I - 409
<i>Ut-Va Koc, Jaesik Lee, Bell Labs, Lucent Technologies, United States</i>	
ASP-L21.4: FEED-FORWARD PATH AND GAIN SCALING - A SWING AND DISTORTION REDUCTION SCHEME FOR SECOND ORDER SIGMA-DELTA MODULATOR	I - 413
<i>Wern Ming Koe, Texas Instruments, United States; Franco Maloberti, University of Texas, Dallas, United States</i>	
ASP-L21.5: A LOW-POWER 10-BIT CONTINUOUS-TIME CMOS SIGMA-DELTA A/D CONVERTER	I - 417
<i>Jannik Hammel Nielsen, Erik Bruun, Technical University of Denmark, Denmark</i>	

ASP-L22: FILTER APPLICATIONS

ASP-L22.1: CMOS DIGITALLY PROGRAMMABLE CELL FOR HIGH FREQUENCY I - 421 AMPLIFICATION AND FILTERING

Belén Calvo, Santiago Celma, Maria Teresa Sanz, University of Zaragoza, Spain

ASP-L22.2: QUASI-PARALLEL MULTI-PATH DETECTION ARCHITECTURE USING I - 425 FLOATING-GATE-MOS-BASED CDMA MATCHED FILTERS

Tomoyuki Nakayama, Toshihiko Yamasaki, Tadashi Shibata, University of Tokyo, Japan

ASP-L22.3: A 0.18 μ m CMOS SC LOWPASS FILTER FOR BLUETOOTH CHANNEL SELECTION I - 429

Jacqueline Pereira, Antonio Petraglia, Federal University of Rio de Janeiro, Brazil; Franco Maloberti, University of Texas, Dallas, United States

ASP-L22.4: A TUNABLE DUTY-CYCLE-CONTROLLED SWITCHED-R-MOSFET-C CMOS I - 433 FILTER FOR LOW-VOLTAGE AND HIGH-LINEARITY APPLICATIONS

Shelly Xiao, José Silva, Un-Ku Moon, Gábor Temes, Oregon State University, United States

ASP-L22.5: A 50-MHZ BICMOS QUADRATURE CHARGE SAMPLER AND COMPLEX BANDPASS I - 437 SC FILTER FOR NARROWBAND APPLICATIONS

Sami Karvonen, Tom Riley, Sami Kurtti, Juha Kostamovaara, University of Oulu, Finland

ASP-L23: SENSOR INTERFACE CIRCUITS

ASP-L23.1: NEW CMOS CURRENT-MODE AMPLITUDE SHIFT KEYING DEMODULATOR I - 441 (ASKD) DEDICATED FOR IMPLANTABLE ELECTRONIC DEVICES

Abdelouahab Djemouai, Mohamad Sawan, École Polytechnique de Montréal, Canada

ASP-L23.2: A FULLY INTEGRATED 0.5 -7 Hz CMOS BANDPASS AMPLIFIER I - 445

Alfredo Arnaud, Universidad de la República, Uruguay; Carlos Galup-Montoro, Univ. Fed. de Santa Catarina, Brazil

ASP-L23.3: A NANO-POWER TUNEABLE EDGE-DETECTION CIRCUIT I - 449

Timothy G. Constandinou, Imperial College of Science, Technology & Medicine, United Kingdom; Julius Georgiou, Imperial College of Science, Technology & Medicine / Geosilicon Limited, United Kingdom; Chris Toumazou, Imperial College of Science, Technology & Medicine / Toumaz Technology Limited, United Kingdom

ASP-L23.4: A HIGH SPEED AND LOW POWER CMOS CURRENT COMPARATOR FOR I - 453 PHOTON COUNTING SYSTEMS

Fausto Borghetti, University of Pavia, Italy; Lorenzo Farina, STMicroelectronics, Italy; Piero Malcovati, University of Pavia, Italy; Franco Maloberti, University of Pavia, Italy / University of Texas at Dallas, United States

ASP-L23.5: VLSI POTENTIOSTAT FOR AMPEROMETRIC MEASUREMENTS FOR I - 457 ELECTROLYTIC REACTIONS

Harpreet Narula, John Harris, University of Florida, United States

ASP-L24: SIGMA-DELTA CONVERTERS II

ASP-L24.1: LOW POWER IMPLEMENTATION OF AN N-TONE $\Sigma \Delta$ CONVERTER I - 461

Shubha Bommalingaihnappallya, Ramesh Harjani, University of Minnesota, United States

ASP-L24.2: LOW-VOLTAGE SIGMA-DELTA MODULATOR TOPOLOGIES FOR BROADBAND I - 465 APPLICATIONS

Mohammad Yavari, Omid Shoaie, University of Tehran, Iran

ASP-L24.3: FAST AND EFFICIENT ALGORITHM TO DESIGN NOISE-SHAPING FIR FILTERS I - 469 FOR HIGH-ORDER OVERLOAD-FREE STABLE SIGMA-DELTA MODULATORS

Mitsuhiko Yagyū, Tokyo University of Agriculture and Technology, Japan; Akinori Nishihara, Tokyo Institute of Technology, Japan

**ASP-L24.4: DOMINO FREE 4-PATH TIME-INTERLEAVED SECOND ORDER SIGMA-DELTA I - 473
MODULATOR**

Kye-Shin Lee, Yunyoung Choi, Franco Maloberti, University of Texas, Dallas, United States

**ASP-L24.5: AN RF SUB-SAMPLING MIXER, PGA AND SD ADC FOR CONVERSION AT 900 I - 477
MHZ**

Ralph Mason, Chris DeVries, Eugene Ivanov, Carleton University, Canada

ASP-L25: HIGH GAIN AMPLIFIERS

**ASP-L25.1: ROBUST DESIGN OF HIGH GAIN AMPLIFIERS USING DYNAMICAL SYSTEMS I - 481
AND BIFURCATION THEORY**

Chengming He, Le Jin, Degang Chen, Randall Geiger, Iowa State University, United States

**ASP-L25.2: HARMONIC DISTORTION IN THREE-STAGE NESTED-MILLER-COMPENSATED I - 485
AMPLIFIERS**

Gaetano Palumbo, Salvatore Pennisi, University of Catania, Italy

ASP-L25.3: A HIGH-GAIN OFFSET-COMPENSATED DIFFERENTIAL AMPLIFIER I - 489

Craig Petrie, Tianxue Sun, Brigham Young University, United States; Matt Miller, Motorola, Inc., United States

**ASP-L25.4: SINGLE MILLER CAPACITOR COMPENSATED MULTISTAGE AMPLIFIERS FOR I - 493
LARGE CAPACITIVE LOAD APPLICATIONS**

Xiaohua Fan, Chinmaya Mishra, Edgar Sánchez-Sinencio, Texas A&M University, United States

**ASP-L25.5: AN IMPROVED FREQUENCY COMPENSATION TECHNIQUE FOR LOW I - 497
POWER, LOW VOLTAGE CMOS AMPLIFIERS**

Preetam Tadeparthy, Texas Instruments, India

ASP-L26: MIXED SIGNAL CIRCUITS

**ASP-L26.1: A TEMPERATURE COMPENSATED DIGITALLY TRIMMABLE ON-CHIP IC I - 501
OSCILLATOR WITH LOW VOLTAGE INHIBIT CAPABILITY**

Andre Vilas Boas, Alfredo Olmos, Motorola - Brazil Semiconductor Technology Center, Brazil

**ASP-L26.2: HIGH SPEED ARRAY OF OSCILLATOR-BASED TRULY BINARY RANDOM I - 505
NUMBER GENERATORS**

Nikolaos Stefanou, Sameer Sonkusale, Texas A&M University, United States

**ASP-L26.3: A CMOS TIME AMPLIFIER FOR FEMTO-SECOND RESOLUTION TIMING I - 509
MEASUREMENT**

Mourad Oulmane, Gordon Roberts, McGill University, Canada

ASP-L26.4: FAULT MODELING OF RF BLOCKS BASED ON NOISE ANALYSIS I - 513

Jerzy Dabrowski, Linköping University, Sweden

**ASP-L26.5: ACCURATE FAULT DETECTION IN SWITCHED-CAPACITOR FILTERS USING I - 517
STRUCTURALLY ALLPASS BUILDING BLOCKS**

Antonio Petraglia, Jorge Cañive, Mariane Petraglia, Federal University of Rio de Janeiro, Brazil

ASP-L27: ADC CIRCUITS

**ASP-L27.1: A LOW THERMAL ERROR SAMPLING COMPARATOR FOR ACCURATE SETTling I - 521
MEASUREMENTS**

David I. Bergman, Bryan Waltrip, National Institute of Standards and Technology, United States

ASP-L27.2: OP-AMP SWING REDUCTION IN SIGMA-DELTA MODULATORS	I - 525
<i>Sunwoo Kwon, University of Texas, Dallas, United States; Franco Maloberti, University of Texas, Dallas, United States / University of Pavia, Italy</i>	
ASP-L27.3: FLOATING GATE COMPARATOR WITH AUTOMATIC OFFSET MANIPULATION	I - 529
FUNCTIONALITY	
<i>Eric Liu Wong, Pamela Abshire, Marc Cohen, University of Maryland, College Park, United States</i>	
ASP-L27.4: A NOVEL DELTA-SIGMA MODULATOR USING RESONANT-TUNNELING	I - 533
QUANTIZERS	
<i>Masaru Chibashi, Keisuke Eguchi, Takao Waho, Sophia University, Japan</i>	
ASP-L27.5: LOW KICKBACK NOISE TECHNIQUES FOR CMOS LATCHED COMPARATORS	I - 537
<i>Pedro Figueiredo, João Vital, Chipidea Microelectrónica, Portugal</i>	
 ASP-L28: HIGH SPEED AMPLIFIERS	
ASP-L28.1: A LOW DISTORTION AND FAST SETTLING AUTOMATIC GAIN CONTROL	I - 541
AMPLIFIER IN CMOS TECHNOLOGY	
<i>Chung-Wei Lin, Yen-Zen Liu, Klaus Y.J. Hsu, National Tsing Hua University, Taiwan</i>	
ASP-L28.2: A CMOS HIGH-SPEED MULTISTAGE PREAMPLIFIER FOR COMPARATOR	I - 545
DESIGN	
<i>Xian Ping Fan, Pak Kwong Chan, Nanyang Technological University, Singapore</i>	
ASP-L28.3: LINEARIZED CMOS OTA USING ACTIVE-ERROR FEEDFORWARD TECHNIQUE	I - 549
<i>Stanislaw Szczepanski, Slawomir Koziel, Gdansk University of Technology, Poland; Edgar Sánchez-Sinencio, Texas A&M University, United States</i>	
ASP-L28.4: AN ANALYTICAL MODEL FOR THE SLEWING BEHAVIOR OF CMOS TWO-STAGE	I - 553
OPERATIONAL TRANSCONDUCTANCE AMPLIFIERS	
<i>Nima Maghari, Mohammad Yavari, Omid Shoaee, University of Tehran, Iran</i>	
ASP-L28.5: A PROGRAMMABLE GAIN AMPLIFIER BUFFER DESIGN FOR VIDEO	I - 557
APPLICATIONS	
<i>Gonggui Xu, Haydar Bilhan, Texas Instruments, United States</i>	
 ASP-L29: RF FRONTEND CIRCUITS	
ASP-L29.1: A 1.5 V HIGH-LINEARITY CMOS MIXER FOR 2.4 GHZ APPLICATIONS.....	I - 561
<i>Hung-Che Wei, Ro-Min Weng, Kun-Yi Lin, National Dong Hwa University, Taiwan</i>	
ASP-L29.2: FULLY-INTEGRATED DECT/BLUETOOTH MULTI-BAND LNA IN 0.18 μm CMOS	I - 565
<i>Vojkan Vidojkovic, Johan van der Tang, Eric Hanssen, Eindhoven University of Technology, Netherlands; Arjan Leeuwenburgh, National Semiconductor, Netherlands; Arthur van Roermund, Eindhoven University of Technology, Netherlands</i>	
ASP-L29.3: LOW VOLTAGE, LOW POWER FOLDED-SWITCHING MIXER WITH	I - 569
CURRENT-REUSE IN 0.18 μm CMOS	
<i>Vojkan Vidojkovic, Johan van der Tang, Eindhoven University of Technology, Netherlands; Arjan Leeuwenburgh, National Semiconductor, Netherlands; Arthur van Roermund, Eindhoven University of Technology, Netherlands</i>	
ASP-L29.4: A DECT/BLUETOOTH MULTI-STANDARD FRONT-END WITH ADAPTIVE IMAGE	I - 573
REJECTION IN 0.18 μm CMOS	
<i>Vojkan Vidojkovic, Johan van der Tang, Eindhoven University of Technology, Netherlands; Arjan Leeuwenburgh, National Semiconductor, Netherlands; Arthur van Roermund, Eindhoven University of Technology, Netherlands</i>	
ASP-L29.5: DIRECT RF SAMPLING MIXER WITH RECURSIVE FILTERING IN CHARGE	I - 577
DOMAIN	
<i>Khurram Muhammad, Robert Staszewski, Texas Instruments, Inc., United States</i>	

ASP-L30: ANALOG-TO-DIGITAL CONVERTERS

ASP-L30.1: A NOVEL SINGLE AMPLIFIER ARCHITECTURE FOR SECOND ORDER NOISE SHAPING I - 581

Rahmi Hezar, Oguz Altun, Texas Instruments, United States

ASP-L30.2: A PROGRAMMABLE ANALOG-TO-DIGITAL CONVERTER I - 585

Gang Xu, Jiren Yuan, Lund University, Sweden

ASP-L30.3: AN IMPROVED ALGORITHMIC ADC CLOCKING SCHEME I - 589

Min Gyu Kim, Gil-Cho Ahn, Un-Ku Moon, Oregon State University, United States

ASP-L30.4: ANALYSIS AND COMPENSATION OF NONLINEARITY MISMATCHES IN TIME-INTERLEAVED ADC ARRAYS I - 593

Christian Vogel, Gernot Kubin, Graz University of Technology, Austria

ASP-L30.5: MULTI-STEP ANALOG-TO-DIGITAL CONVERTERS WITH TRAPPING WINDOW I - 597

Masaaki Naka, Toshimichi Saito, HOSEI University, Japan

ASP-L31: HIGH-FREQUENCY AMPLIFIERS I

ASP-L31.1: DESIGN OF A 1.8 V 4.9 ~ 5.9 GHZ CMOS BROADBAND LOW NOISE AMPLIFIER WITH 0.28 DB GAIN FLATNESS USING AMER INDUCTOR LOADS I - 601

Yin-Lung Lu, Yi-Cheng Wu, Kyung-Wan Yu, Wei-Li Chen, M. Frank Chang, University of California, Los Angeles, United States

ASP-L31.2: A LOW-POWER DC-7-GHZ SOI CMOS DISTRIBUTED AMPLIFIER I - 605

Ertan Zencir, Ahmet Tekin, Numan S. Dogan, North Carolina A&T State University, United States; Ercument Arvas, Syracuse University, United States

ASP-L31.3: BANDWIDTH ENHANCEMENT OF MULTI-STAGE AMPLIFIERS USING ACTIVE FEEDBACK I - 609

Reza Samadi, Aydin I. Karsilayan, José Silva-Martínez, Texas A&M University, United States

ASP-L31.4: A NOVEL NON-UNIFORM DISTRIBUTED AMPLIFIER I - 613

Ahmad Yazdi, Payam Heydari, University of California, Irvine, United States

ASP-L31.5: A 0.1-12-GHZ FULLY DIFFERENTIAL CMOS DISTRIBUTED AMPLIFIER EMPLOYING A FEEDFORWARD DISTORTION CANCELLATION TECHNIQUE I - 617

Ziad El-Khatib, Leonard MacEachern, Samy A. Mahmoud, Carleton University, Canada

ASP-L32: RF POWER AMPLIFIERS

ASP-L32.1: GAIN/BANDWIDTH PROGRAMMABLE PA CONTROL LOOP FOR GSM/GPRS QUAD-BAND APPLICATIONS I - 621

Paolo Cusinato, Stefano Cipriani, Guglielmo Sirna, Gianni Puccio, Eric Duvivier, Texas Instruments, Inc., France

ASP-L32.2: AN INTEGRATED LINEAR RF POWER DETECTOR I - 625

Suhas Kulhalli, Sumantra Seth, Shih-Tsang Fu, Texas Instruments, India

ASP-L32.3: KNOWLEDGE- AND OPTIMIZATION-BASED DESIGN OF RF POWER AMPLIFIERS I - 629

João Ramos, Kenneth Francken, Georges Gielen, Michiel Steyaert, Katholieke Universiteit Leuven, Belgium

ASP-L32.4: TRANSMITTER UTILISING BANDPASS DELTA-SIGMA MODULATOR AND SWITCHING MODE POWER AMPLIFIER I - 633

Jaakko Ketola, Johan Sommarek, Jouko Vankka, Kari Halonen, Helsinki University of Technology, Finland

ASP-L32.5: INTERMODULATION PRODUCTS IN THE EER TECHNIQUE APPLIED TO I - 637
CLASS-E AMPLIFIERS

Dusan Milosevic, Johan van der Tang, Arthur van Roermund, Eindhoven University of Technology, Netherlands

ASP-L33: DATA CONVERTERS I

ASP-L33.1: A COMPARISON OF TOTALLY DIGITAL ADCS FOR SOCS..... I - 641

Josias Mainardi, Adão Souza Jr., Luigi Carro, Altamiro Susin, Universidade Federal do Rio Grande do Sul, Brazil

ASP-L33.2: ACCURATE TESTING OF ADC'S SPECTRAL PERFORMANCE USING IMPRECISE I - 645
SINUSOIDAL EXCITATIONS

Zhongjun Yu, Degang Chen, Randall Geiger, Iowa State University, United States

ASP-L33.3: USE OF DYNAMIC ELEMENT MATCHING IN A MULTI-PATH SIGMA-DELTA I - 649
MODULATOR

Vincenzo Ferragina, University of Pavia / STMicroelectronics, Italy; Andrea Fornasari, University of Pavia, Italy; Umberto Gatti, Siemens Mobile Communications, Italy; Piero Malcovati, University of Pavia, Italy; Franco Maloberti, University of Pavia, Italy / University of Texas at Dallas, United States; Luigi Marco Athos Monfasani, University of Pavia, Italy

ASP-L33.4: DYNAMIC ELEMENT MATCHING TECHNIQUES FOR DELTA-SIGMA ADCS WITH I - 653
LARGE INTERNAL QUANTIZERS

Brent Nordick, Craig Petrie, Yongjie Cheng, Brigham Young University, United States

ASP-L33.5: DECIMATING SC FILTER FOR HIGH SPEED SIGMA-DELTA D/A CONVERTERS I - 657

Mikael Gustavsson, Nianxiong Nick Tan, GlobeSpanVirata Inc., United States

ASP-L34: OPERATIONAL AMPLIFIERS

ASP-L34.1: A FIXED TRANSCONDUCTANCE BIAS TECHNIQUE FOR CMOS ANALOG I - 661
INTEGRATED CIRCUITS

Shanthi Pavan, Indian Institute of Technology, India

ASP-L34.2: IMPROVEMENTS IN BIASING AND COMPENSATION OF CMOS OPAMPS I - 665

Sean Nicolson, Khoman Phang, University of Toronto, Canada

ASP-L34.3: A COMPENSATION-BASED OPTIMIZATION METHODOLOGY FOR I - 669
GAIN-BOOSTED OPAMP

Jie Yuan, Nabil Farhat, University of Pennsylvania, United States

ASP-L34.4: A LOW-VOLTAGE CMOS RAIL-TO-RAIL OPERATIONAL AMPLIFIER USING I - 673
DOUBLE P-CHANNEL DIFFERENTIAL INPUT PAIRS

Chun-Jen Huang, Hong-Yi Huang, Fu-Jen Catholic University, Taiwan

ASP-L34.5: A 87DB, 2.3 GHZ, SIGE BICMOS OPERATIONAL TRANSCONDUCTANCE I - 677
AMPLIFIER

Siddharth Devarajan, Ronald Gutmann, Kenneth Rose, Rensselaer Polytechnic Institute, United States

ASP-L35: SIGNAL PROCESSING BUILDING BLOCKS I

ASP-L35.1: LOW-VOLTAGE CMOS ANALOG FOUR QUADRANT MULTIPLIER BASED ON I - 681
FLIPPED VOLTAGE FOLLOWERS

Jaime Ramírez Angulo, Shanta Thoutam, New Mexico State University, United States; Antonio J. López-Martín, Public University of Navarra, Spain; Ramon Gonzalez Carvajal, Universidad de Sevilla, Spain

ASP-L35.2: COMPACT CMOS LINEAR TRANSCONDUCTOR AND FOUR-QUADRANT I - 685
ANALOGUE MULTIPLIER

Mladen Panovic, Andreas Demosthenous, University College London, United Kingdom

ASP-L35.3: HIGHLY-LINEAR, CURRENT-FEEDBACK RESISTIVE SOURCE-DEGENERATED I - 689
MOS TRANSCONDUCTOR

Phanumas Khumsat, Prince of Songkla University, Thailand; Apisak Worapishet, Mahanakorn University of Technology, Thailand

ASP-L35.4: COMPACT TUNABLE CMOS OTA WITH HIGH LINEARITY I - 693

Meghraj Kachare, Jaime Ramírez Angulo, New Mexico State University, United States; Antonio J. López-Martín, Public University of Navarra, Spain; Ramón G. Carvajal, University of Seville, Spain

ASP-L35.5: THREE-DECADE PROGRAMMABLE FULLY DIFFERENTIAL LINEAR OTA..... I - 697

Yunbin Deng, Shantanu Chakrabartty, Gert Cauwenberghs, Johns Hopkins University, United States

ASP-L36: COMPUTER ANALYSIS AND SYNTHESIS

ASP-L36.1: SYSTEMATIC SYNTHESIS METHOD FOR ANALOGUE CIRCUITS - PART I I - 701
NOTATION AND SYNTHESIS TOOLBOX

David Haigh, Imperial College, United Kingdom; Paul Radmore, University College London, United Kingdom

ASP-L36.2: SYSTEMATIC SYNTHESIS METHOD FOR ANALOGUE CIRCUITS - PART II I - 705
ACTIVE-RC CIRCUIT SYNTHESIS

David Haigh, Fang Tan, Christos Papavassiliou, Imperial College, United Kingdom

ASP-L36.3: SYSTEMATIC SYNTHESIS METHOD FOR ANALOGUE CIRCUITS - PART III I - 709
ALL-TRANSISTOR CIRCUIT SYNTHESIS

David Haigh, Fang Tan, Christos Papavassiliou, Imperial College, United Kingdom

ASP-L36.4: APPLICATIONS OF TREE/LINK PARTITIONING FOR MOMENT COMPUTATIONS I - 713
OF GENERAL LUMPED RLC NETWORKS WITH RESISTOR LOOPS

Herng-Jer Lee, Ming-Hong Lai, Chia-Chi Chu, Wu-Shiung Feng, Chang Gung University, Taiwan

ASP-L36.5: NEW RELAXATION-BASED CIRCUIT SIMULATOR BASED ON FAST AUTOMATIC I - 717
DIFFERENTIATION

Ganesh Kumar Basnet, Masayuki Yamauchi, Tsuyoshi Otake, Mamoru Tanaka, Sophia University, Japan

ASP-L37: CLASS AB AMPLIFIERS

ASP-L37.1: DESIGN OF CLASS AB OUTPUT STAGES USING THE STRUCTURAL I - 721
METHODOLOGY

Vadim Ivanov, Texas Instruments, Inc., United States; Igor Filanovsky, University of Alberta, Canada

ASP-L37.2: A NOVEL LOW-VOLTAGE LOW-POWER CLASS-AB LINEAR TRANSCONDUCTOR..... I - 725

Marta Laguna Garcia, Universidad de Sevilla, Spain; Carlos Aristoteles De la Cruz-Blas, Public University of Navarra, Spain; Antonio Torralba, Ramon Gonzalez Carvajal, Universidad de Sevilla, Spain; Antonio J. López-Martín, Alfonso Carlosena, Public University of Navarra, Spain

ASP-L37.3: A NOVEL FAMILY OF LOW-VOLTAGE VERY LOW POWER SUPER CLASS AB I - 729
OTAS WITH SIGNIFICANTLY ENHANCED SLEW RATE AND BANDWIDTH

Sushmita Baswa, Jaime Ramírez Angulo, New Mexico State University, United States; Antonio J. López-Martín, Public University of Navarra, Spain; Ramón G. Carvajal, University of Seville, Spain

ASP-L37.4: POWER EFFICIENT FULLY DIFFERENTIAL LOW-VOLTAGE TWO STAGE CLASS I - 733
AB/AB OP-AMP ARCHITECTURES

Shanta Thoutam, Jaime Ramírez Angulo, New Mexico State University, United States; Antonio J. López-Martín, Universidad Pública de Navarra, Spain; Ramon Gonzalez Carvajal, Universidad de Sevilla, Spain

ASP-L37.5: A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER..... I - 737

Mohammad Taherzadeh-Sani, Reza Lotfi, Omid Shoaie, University of Tehran, Iran

ASP-L38: SIGNAL PROCESSING BUILDING BLOCKS II

ASP-L38.1: CONFIGURABLE DIRECT-CONVERSION / SUPERHETERODYNE BASEBAND I - 741 DOWN-LINK CHANNEL FOR W-CDMA APPLICATIONS

Paolo Cusinato, Texas Instruments, Inc., France

ASP-L38.2: REALIZATION OF AN ANALOG CURRENT-MODE 2-DIMENSIONAL DCT I - 745

Mikko Pänkäälä, Jonne Poikonen, Laura Vesalainen, Ari Paasio, University of Turku, Finland

ASP-L38.3: A BUMP-CIRCUIT-BASED MOTION DETECTOR USING PROJECTED-ACTIVITY I - 749 HISTOGRAMS

Masayuki Umejima, Toshihiko Yamasaki, Tadashi Shibata, University of Tokyo, Japan

ASP-L38.4: A PRECISE CMOS MISMATCH MODEL FOR ANALOG DESIGN FROM WEAK TO I - 753 STRONG INVERSION

Teresa Serrano-Gotarredona, Bernabé Linares-Barranco, Jesús Velarde-Ramírez, Instituto de Microelectrónica de Sevilla (IMSE), Spain

ASP-L38.5: PROGRAMMABLE MULTIPLE INPUT TRANSLINEAR ELEMENTS..... I - 757

Haw-Jing Lo, Guillermo Serrano, Paul Hasler, David Anderson, Georgia Institute of Technology, United States; Bradley Minch, Cornell University, United States

ASP-P1: ANALOG CIRCUITS IN SYSTEMS I

ASP-P1.1: EFFECTS OF NOISE AND JITTER ON ALGORITHMS FOR BANDPASS SAMPLING I - 761 IN RADIO RECEIVERS

Yi-Ran Sun, Svante Signell, Royal Institute of Technology (KTH), Sweden

ASP-P1.2: PERFORMANCE ANALYSIS OF SAMPLING SWITCHES IN VOLTAGE AND I - 765 FREQUENCY DOMAINS USING VOLTERRA SERIES

Andreas Gothenberg, Tokyo Institute of Technology, Japan / KTH-Royal Institute of Technology, Sweden; Hannu Tenhunen, Royal Institute of Technology (KTH), Sweden

ASP-P1.3: A LOW POWER THYRISTOR-BASED CMOS PROGRAMMABLE DELAY ELEMENT..... I - 769

Junmou Zhang, University of Rochester, United States; Simon R. Cooper, Andrew R. LaPietra, Michael W. Mattern, Robert M. Guidash, Eastman Kodak Company, United States; Eby G. Friedman, University of Rochester, United States

ASP-P1.4: JITTER IN OSCILLATORS WITH 1/F NOISE SOURCES..... I - 773

Chengxin Liu, John McNeill, Worcester Polytechnic Institute, United States

ASP-P1.5: A DUAL-SLOPE PHASE FREQUENCY DETECTOR AND CHARGE PUMP I - 777 ARCHITECTURE TO ACHIEVE FAST LOCKING OF PHASE-LOCKED LOOP

Kuo-Hsing Cheng, National Central University, Taiwan; Wei-Bin Yang, Industrial Technology Research institute, Taiwan; Shu-Chang Kuo, Tamkang University, Taiwan

ASP-P2: ANALOG CIRCUITS IN SYSTEMS II

ASP-P2.1: A DUTY CYCLE CONTROL CIRCUIT FOR HIGH SPEED APPLICATIONS..... I - 781

Armin Tajalli, Sharif University of Technology / Microelectronics Research Center, Iran; Saeid Mehrmanesh, Microelectronics Research Center, Iran; Seyed Mojtaba Atarodi, MixeCore Design, United States

ASP-P2.2: A WIDE-RANGE AND FAST-LOCKING CLOCK SYNTHESIZER IP BASED ON I - 785 DELAY-LOCKED LOOP

Chorng-Sii Hwang, National Taiwan University, Taiwan; Poki Chen, National Taiwan University of Science and Technology, Taiwan; Hen-Wai Tsao, National Taiwan University, Taiwan

**ASP-P2.3: A LOW-VOLTAGE LOW-SENSITIVITY SINUSOIDAL VCO FOR DPLL I - 789
REALIZATIONS**

Jader A. De Lima, Peterson R. Agostinho, University of Sao Paulo State (UNESP), Brazil

**ASP-P2.4: HIGH-SPEED HIGH-PRECISION ANALOG RANK ORDER FILTER IN CMOS I - 793
TECHNOLOGY**

Ramon Gonzalez Carvajal, Universidad de Sevilla, Spain; Jaime Ramírez Angulo, Gladys Omayra Ducoudray, New Mexico State University, United States; Antonio J. López-Martín, Public University of Navarra, Spain

ASP-P2.5: A Gm-C BUMP EQUALIZER FOR LOW-VOLTAGE LOW-POWER APPLICATIONS I - 797

Renato Galembeck, UFSC, Brazil; Jader Lima, UNESP, Brazil; Marcio Schneider, UFSC, Brazil

ASP-P3: CONTROLLED AMPLIFIERS

**ASP-P3.1: PROGRAMMABLE-GAIN AMPLIFIERS BASED ON AC COUPLINGS FOR I - 801
CONTINUOUS RECEPTION**

Jarkko Jussila, Kari Halonen, Helsinki University of Technology, Finland

**ASP-P3.2: HIGHLY LINEAR WIDE TUNING RANGE CMOS TRANSCONDUCTOR I - 805
OPERATING IN MODERATE INVERSION**

Jaime Ramírez Angulo, Chandrika Durbha, New Mexico State University, United States; Antonio J. López-Martín, Public University of Navarra, Spain; Ramón G. Carvajal, University of Seville, Spain

ASP-P3.3: A LOW VOLTAGE CMOS TRANSRESISTANCE-BASED VARIABLE GAIN AMPLIFIER I - 809

Seoung-Jae Yoo, Arun Ravindran, Mohammed Ismail, The Ohio State University, United States

**ASP-P3.4: A CMOS DB-LINEAR VGA WITH PRE-DISTORTION COMPENSATION FOR I - 813
WIRELESS COMMUNICATION APPLICATIONS**

Yuanjin Zheng, Institute of Microelectronics, Singapore; Jiangnan Yan, Yong Ping Xu, National University of Singapore, China

**ASP-P3.5: FULLY DIFFERENTIAL FLOATING-GATE PROGRAMMABLE OTAS WITH NOVEL I - 817
COMMON-MODE FEEDBACK**

Ravi Chawla, Guillermo Serrano, Daniel Allen, Angelo Pereira, Paul Hasler, Georgia Institute of Technology, United States

ASP-P4: CURRENT AMPLIFIERS

**ASP-P4.1: A HIERARCHY OF INPUT STAGES FOR CURRENT FEEDBACK OPERATIONAL I - 821
AMPLIFIERS**

Amr Tammam, Khaled Hayatleh, Bryan Hart, John Lidgely, Oxford Brookes University, United Kingdom

ASP-P4.2: HIGH PERFORMANCE CURRENT-FEEDBACK OP-AMPS I - 825

Amr Tammam, Khaled Hayatleh, Bryan Hart, John Lidgely, Oxford Brookes University, United Kingdom

**ASP-P4.3: SENSITIVITY-ENHANCED OEIC WITH CAPACITANCE MULTIPLIER FOR I - 829
REDUCED LOWER-CUTOFF FREQUENCY**

Jürgen Leeb, Johannes Knorr, Horst Zimmermann, Vienna University of Technology, Austria

**ASP-P4.4: ON THE SECOND HARMONIC CONTROL REQUIREMENTS IN BALANCED I - 833
COMMON-EMITTER BJT LOW NOISE AMPLIFIER**

Antti Heiskanen, Timo Rahkonen, University of Oulu, Finland

**ASP-P4.5: A CURRENT-MODE INTERFACE CASCADE ON COG(CICC) FOR TFT-LCD I - 837
SYSTEMS**

Il Kwon Chang, Yong Weon Jeon, Jang Sub Lee, Kyung Wol Kim, Jin Tae Kim, Samsung Electronics, Republic of Korea

ASP-P5: ANALOG FILTERING I

- ASP-P5.1: SWITCHED CAPACITORS: A BRIDGE BETWEEN ANALOG AND DIGITAL SP** I - 841
Roxana Saint-Nom, Daniel Jacoby, Instituto Tecnologico de Buenos Aires, Argentina
- ASP-P5.2: A VARIABLE GAIN HIGH LINEARITY LOW POWER BASEBAND FILTER FOR WLAN** I - 845
Sachin Ranganathan, Terri Fiez, Oregon State University, United States
- ASP-P5.3: ANALOGUE ADAPTIVE FILTERS USING WAVE SYNTHESIS TECHNIQUE**..... I - 849
Yan Xie, Bashir M. Al-Hashimi, University of Southampton, United Kingdom
- ASP-P5.4: A 1.5 V CLASS A 5TH ORDER LOG DOMAIN FILTER IN SIGE TECHNOLOGY** I - 853
Franklin Baez, Jon Duster, Kevin Kornegay, Cornell University, United States
- ASP-P5.5: A FULLY-DIFFERENTIAL SWITCHED CAPACITOR CHOPPER STABILIZED HIGH-PASS FILTER (MIRRORED INTEGRATOR)** I - 857
Zeljko Ignjatovic, Mark Bocko, University of Rochester, United States

ASP-P6: ANALOG FILTERING II

- ASP-P6.1: A FIVE-TRANSISTOR BANDPASS FILTER ELEMENT** I - 861
Paul Smith, David Graham, Ravi Chawla, Paul Hasler, Georgia Institute of Technology, United States
- ASP-P6.2: OPTIMUM AREA ALLOCATION FOR RESISTORS AND CAPACITORS IN CONTINUOUS-TIME MONOLITHIC FILTERS** I - 865
Haibo Fei, Randall Geiger, Degang Chen, Iowa State University, United States
- ASP-P6.3: A 0.8 UM PROGRAMMABLE IIR SC FILTER**..... I - 869
Joarez Monteiro, Antonio Petraglia, Federal University of Rio de Janeiro, Brazil
- ASP-P6.4: LOW-POWER COMPACT G_m-C FILTERS STRUCTURES** I - 873
Stefano D'Amico, Andrea Baschiroto, University of Lecce, Italy
- ASP-P6.5: LOW-IF COMPLEX FILTER WITH TRANSCONDUCTANCE NETWORKS** I - 877
Chao Yang, Theng Tee Yeo, Masaaki Itoh, OKI Techno Center (Singapore) Pte Ltd, Singapore

ASP-P7: ANALOG CIRCUITS AND TECHNOLOGY I

- ASP-P7.1: SERIES-PARALLEL ASSOCIATION OF TRANSISTORS FOR THE REDUCTION OF RANDOM OFFSET IN NON-UNITY GAIN CURRENT MIRRORS** I - 881
Rafaella Fiorelli, Alfredo Arnaud, Universidad de la República, Uruguay; Carlos Galup-Montoro, Universidade Federal de Santa Catarina, Brazil
- ASP-P7.2: AN ADAPTIVE CIRCUITS CONCEPT TO ADDRESS MISMATCH IN ANALOG CIRCUITS** I - 885
Radu Secareanu, Bill Peterson, Motorola, Inc., United States
- ASP-P7.3: OPTIMAL DISTRIBUTION OF THE RF FRONT-END SYSTEM SPECIFICATIONS TO THE RF FRONT-END CIRCUIT BLOCKS** I - 889
Aleksandar Tasic, Wouter A. Serdijn, John R. Long, TU Delft, Netherlands
- ASP-P7.4: A POOR MAN'S BiCMOS USING STANDARD CMOS**..... I - 893
Farshid Rezaei, Ken Martin, University of Toronto, Canada
- ASP-P7.5: A NOVEL 5GHZ RF POWER DETECTOR**..... I - 897
Tao Zhang, William Eisenstadt, Robert M. Fox, University of Florida, United States

ASP-P8: ANALOG CIRCUITS AND TECHNOLOGY II

ASP-P8.1: MARGIN NORMALIZATION AND PROPAGATION IN ANALOG VLSI I - 901

Shantanu Chakrabarty, Gert Cauwenberghs, Johns Hopkins University, United States

ASP-P8.2: A MINIMIZATION OF THE CHARGE INJECTION IN SWITCHED-CURRENT CIRCUITS I - 905

Chunyan Wang, Concordia University, Canada

ASP-P8.3: A SIMPLE VOLTAGE REFERENCE USING TRANSISTOR WITH ZTC POINT AND PTAT CURRENT SOURCE I - 909

Laleh Najafizadeh, Igor Filanovsky, University of Alberta, Canada

ASP-P8.4: AN INPUT-FREE NMOS V_T EXTRACTOR CIRCUIT IN PRESENCE OF BODY EFFECTS I - 912

Susanta Sengupta, Georgia Institute of Technology, United States

ASP-P8.5: A LOW VOLTAGE RAIL TO RAIL V-I CONVERSION SCHEME FOR APPLICATIONS IN CURRENT MODE A/D CONVERTERS I - 916

Rahul Shukla, Jaime Ramírez Angulo, New Mexico State University, United States; Antonio J. López-Martín, Universidad Pública de Navarra, Spain; Ramon Gonzalez Carvajal, Universidad de Sevilla, Spain

ASP-P9: TESTING OF MIXED SIGNAL CIRCUITS

ASP-P9.1: TESTING HIGH RESOLUTION ADCS USING DETERMINISTIC DYNAMIC ELEMENT MATCHING I - 920

Beatriz Olleta, Hanjun Jiang, Degang Chen, Iowa State University, United States; Randall Geiger, Iowa State Univeristy, United States

ASP-P9.2: PARAMETER OPTIMIZATION OF DETERMINISTIC DYNAMIC ELEMENT MATCHING DACS FOR ACCURATE AND COST-EFFECTIVE ADC TESTING I - 924

Hanjun Jiang, Beatriz Olleta, Degang Chen, Randall Geiger, Iowa State University, United States

ASP-P9.3: AN SOC COMPATIBLE LINEARITY TEST APPROACH FOR PRECISION ADCS USING EASY-TO-GENERATE SINUSOIDAL STIMULI I - 928

Le Jin, Chengming He, Degang Chen, Randall Geiger, Iowa State University, United States

ASP-P9.4: FAST IMPLEMENTATION OF A LINEARITY TEST APPROACH FOR HIGH-RESOLUTION ADCS USING NON-LINEAR RAMP SIGNALS I - 932

Le Jin, Chengming He, Degang Chen, Randall Geiger, Iowa State University, United States

ASP-P9.5: A DIGITAL TUNING ALGORITHM FOR ON-CHIP RESISTORS..... I - 936

Ayman Fayed, Texas Instruments, Inc., United States; Mohammed Ismail, The Ohio State University, United States

ASP-P10: MIXED SIGNAL AND SENSOR INTERFACE CIRCUITS

ASP-P10.1: AN INTEGRATED A-SI TFT DEMULTIPLEXER FOR DRIVING GATE LINES IN ACTIVE-MATRIX ARRAYS I - 940

Kambiz Moez, University of Waterloo, Canada

ASP-P10.2: ON-CHIP CALIBRATION TECHNIQUE FOR DELAY LINE BASED BIST JITTER MEASUREMENT I - 944

Bryan Nelson, Mani Soma, University of Washington, United States

ASP-P10.3: A SINGLE-ENDED TO DIFFERENTIAL CAPACITIVE SENSOR INTERFACE CIRCUIT DESIGNED IN CMOS TECHNOLOGY I - 948

Tajeshwar Singh, Trond Ytterdal, Norwegian University of Science and Technology, Norway

ASP-P10.4: 4/2 PAM SERIAL LINK TRANSMITTER WITH TUNABLE PRE-EMPHASIS..... I - 952
Chih-Hsien Lin, Chang-Hsiao Tsai, Chih-Ning Chen, Shyh-Jye Jou, National Central University, Taiwan

ASP-P11: RF CIRCUITS I

ASP-P11.1: POST-OPTIMIZATION DESIGN CENTERING FOR RF INTEGRATED CIRCUITS I - 956
Kiyong Choi, David Allstot, University of Washington, United States

ASP-P11.2: RF CMOS FULLY-INTEGRATED HETERODYNE FRONT-END RECEIVERS I - 960
DESIGN TECHNIQUE FOR 5 GHZ APPLICATIONS
Rola A. Baki, Mourad El-Gamal, McGill University, Canada

ASP-P11.3: A LOW VOLTAGE DUAL GATE INTEGRATED CMOS MIXER FOR 2.4GHZ BAND I - 964
APPLICATIONS
Jiqing Cui, Yong Lian, Ming Fu Li, National University of Singapore, Singapore

ASP-P11.4: COMPARISON OF THE IMAGE REJECTION BETWEEN THE PASSIVE AND THE I - 968
GILBERT MIXER
Xiaoyan Wang, Pietro Andreani, Technical University of Denmark, Denmark

ASP-P11.5: A TUNABLE TRANSMISSION LINE PHASE SHIFTER (TTPS) I - 972
Taeik Kim, David Allstot, University of Washington, United States

ASP-P12: RF CIRCUITS II

ASP-P12.1: A LATERAL-BJT-BIASED CMOS VOLTAGE-CONTROLLED OSCILLATOR I - 976
Sankaran Aniruddhan, Min Chu, David Allstot, University of Washington, United States

ASP-P12.2: A NEW SOFTWARE TOOL TO MODEL MEASURED RF-DATA WITH OPTIMUM I - 980
CIRCUIT TOPOLOGY
B. Siddik Yarman, Ali Kilinc, Ahmet Aksen, Isik University, Turkey

ASP-P12.3: NOVEL INTERDIGITAL MICROSTRIP BANDPASS FILTER WITH IMPROVED I - 984
SPURIOUS RESPONSE
Sio-Weng Ting, Kam-Weng Tam, Rui Paulo Martins, University of Macau, China

ASP-P12.4: RF ROBUSTNESS ENHANCEMENT THROUGH STATISTICAL ANALYSIS OF I - 988
CHIP-PACKAGE CO-DESIGN
Xinzhong Duo, Li-Rong Zheng, Hannu Tenhunen, Royal Institute of Technology (KTH), Sweden

ASP-P12.5: DESIGN AND ANALYSIS OF A DISTRIBUTED REGENERATIVE FREQUENCY I - 992
DIVIDER USING DISTRIBUTED MIXER
Amin Q. Safarian, Payam Heydari, University of California, Irvine, United States

ASP-P13: ANALOG CIRCUITS I

ASP-P13.1: CURRENT MODE SQUARE ROOT-DOMAIN PALMO CELL FOR PROGRAMMABLE I - 996
ANALOG VLSI
Yaxiong Zhang, Alister Hamilton, University of Edinburgh, United Kingdom

ASP-P13.2: SYNTHESIS OF LOG-DOMAIN FILTER WITH WELL-DEFINED OPERATING I - 1000
POINT
Zhan Xu, Ezz I. El-Masry, Dalhousie University, Canada

ASP-P13.3: I/Q IMBALANCE OF TWO-PATH LADDER FILTERS I - 1004
Peter Kiss, Vladimir Prodanov, Agere Systems, United States

ASP-P13.4: ANALOG ENVELOPE CONSTRAINED FILTER WITH INPUT UNCERTAINTY I - 1008
Ba-Ngu Vo, Alex Leong, Pok Iu, University of Melbourne, Australia

ASP-P13.5: A 1.8 V CMOS LINEAR TRANSCONDUCTOR AND ITS APPLICATION TO I - 1012
CONTINUOUS-TIME FILTERS
Xuguang Zhang, Ezz I. El-Masry, Dalhousie University, Canada

ASP-P14: ANALOG CIRCUITS II

ASP-P14.1: 1.2V LOW-POWER FOUR-QUADRANT CMOS TRANSCONDUCTANCE I - 1016
MULTIPLIER OPERATING IN SATURATION REGION
Stanislaw Szczepanski, Slawomir Koziel, Gdansk University of Technology, Poland

ASP-P14.2: A NOVEL APPROACH TO THE LINEARIZATION OF THE DIFFERENTIAL I - 1020
TRANSCONDUCTORS
Hamid Reza Sadr M. N., Islamic Azad University, Iran

ASP-P14.3: DESIGN OF CONSTANT-DELAY SYSTEMS BASED ON SYMMETRY OF I - 1024
TIME-DOMAIN RESPONSE
Goran Molnar, Mladen Vucic, Faculty of Electrical Engineering and Computing, Croatia

ASP-P14.4: WINNER-TAKE-ALL CLASS AB INPUT STAGE: A NOVEL CONCEPT FOR I - 1028
LOW-VOLTAGE POWER-EFFICIENT CLASS AB AMPLIFIERS
Jaime Ramírez Angulo, Sushmita Baswa, New Mexico State University, United States; Antonio J. López-Martín, Public University of Navarra, Spain; Ramón G. Carvajal, University of Seville, Spain

ASP-P14.5: DESIGN OF ARBITRARY-ORDER MINIMAL OPERATIONAL-AMPLIFIER BIBO I - 1032
STABLE BODY-TYPE VARIABLE-AMPLITUDE ACTIVE-RC EQUALIZERS
Behrouz Nowrouzian, iHear Unicare, Inc., Canada; Arthur T.G. Fuller, Nortel Networks, Canada; M. N. S. Swamy, Concordia University, Canada

ASP-P15: HIGH-FREQUENCY AMPLIFIERS II

ASP-P15.1: A FILTER FREE CLASS D AUDIO AMPLIFIER WITH 86% POWER EFFICIENCY I - 1036
Patrick Muggler, Wayne Chen, Clif Jones, Paras Dagli, Texas Instruments, United States; Navid Yazdi, Corning IntelliSense, United States

ASP-P15.2: A RATIONAL FUNCTION BASED PREDISTORTER FOR HIGH POWER AMPLIFIER..... I - 1040
Dongliang Huang, Henry Leung, University of Calgary, Canada; Xinping Huang, Communications Research Centre Canada, Canada

ASP-P15.3: A 1V 4.2MW FULLY INTEGRATED 2.5GB/S CMOS LIMITING AMPLIFIER USING I - 1044
FOLDED ACTIVE INDUCTORS
Chia-Hsin Wu, Jieh-Wei Liao, Shen-Iuan Liu, National Taiwan University, Taiwan

ASP-P15.4: A NOVEL MATRIX-BASED LUMPED-ELEMENT ANALYSIS METHOD FOR CMOS I - 1048
DISTRIBUTED AMPLIFIERS
Kambiz Moez, Mohammad Ibrahim Elmasry, University of Waterloo, Canada

ASP-P16: DATA CONVERTERS II

ASP-P16.1: AN IF-SAMPLING TIMING SKEW-INSENSITIVE PARALLEL S/H CIRCUIT I - 1052
Mikko Aho, Väinö Hakkarainen, Helsinki University of Technology, Finland; Lauri Sumanen, Swiss Center for Electronics and Microtechnology, Switzerland; Mikko Waltari, Conexant Systems, Inc., United States; Kari Halonen, Helsinki University of Technology, Finland

ASP-P16.2: A VERY LOW-POWER CMOS PARALLEL A/D CONVERTER FOR EMBEDDED APPLICATIONS I - 1056

Jorge Fernandes, Manuel Silva, Instituto Superior Técnico/INESC-ID Lisboa, Portugal

ASP-P16.3: A FREQUENCY DIGITIZER BASED ON THE CONTINUOUS TIME PHASE DOMAIN NOISE SHAPING I - 1060

Mohammad Sharifkhani, University of Waterloo, Canada

ASP-P16.4: PROGRAMMABLE VOLTAGE-OUTPUT, FLOATING-GATE DIGITAL-ANALOG CONVERTER I - 1064

Erhan Ozalevli, Paul Hasler, Farhan Adil, Georgia Institute of Technology, United States

ASP-P16.5: AN I/Q-MULTIPLEXED AND OTA-SHARED CMOS PIPELINED ADC WITH AN A-DQS S/H FRONT-END FOR TWO-STEP-CHANNEL-SELECT LOW-IF RECEIVER I - 1068

Pui-In Mak, Kin-Kwan Ma, Weng-Ieng Mok, Chi-Sam Sou, Kit-Man Ho, Cheng-Man Ng, University of Macau, Macao SAR of China; Seng-Pan U., University of Macau / Chipidea Microelectronics Ltd., Macao SAR of China; Rui Paulo Martins, University of Macau, Macao SAR of China

ASP-P17: DATA CONVERTERS III

ASP-P17.1: MODELLING AND OPTIMIZATION OF LOW PASS CONTINUOUS-TIME SIGMA-DELTA MODULATORS FOR CLOCK JITTER NOISE REDUCTION I - 1072

Luis Hernández, Universidad Carlos III de Madrid, Spain; Andreas Wiesbauer, Infineon Technologies AG, Austria; Susana Patón, Universidad Carlos III de Madrid, Spain; Antonio Di Giandomenico, Infineon Technologies AG, Austria

ASP-P17.2: DESIGN ISSUES AND PERFORMANCE LIMITATIONS OF A CLOCK JITTER INSENSITIVE MULTIBIT DAC ARCHITECTURE FOR HIGH-PERFORMANCE LOW-POWER CT ?? MODULATORS I - 1076

Friedel Gerfers, Philips Semiconductors GmbH, Germany; Maurits Ortmanns, Yiannos Manoli, Albert-Ludwigs-University Freiburg, Germany

ASP-P17.3: SIGMA-DELTA MODULATORS OPERATED IN OPTIMIZATION MODE I - 1080

Shiang-Hwua Yu, National Sun Yat-Sen University, Taiwan; Jwu-Sheng Hu, National Chiao Tung University, Taiwan

ASP-P17.4: REDUCING QUANTIZATION NOISE WITH RECURSIVE SIGMA-DELTA MODULATORS I - 1084

Daniël Schinkel, Ed van Tuijl, Anne-Johan Annema, University of Twente, Netherlands

ASP-P17.5: TAKING ADVANTAGE OF LVDS INPUT BUFFERS TO IMPLEMENT SIGMA-DELTA A/D CONVERTERS IN FPGAS I - 1088

Fabio Sousa, Volker Mauer, Altera Europe, United Kingdom; Neimar Duarte, PI Componentes / Altera, Brazil; Ricardo Jasinski, Volnei Pedroni, Federal Center of Technological Education of Paran, Brazil

ASP-P18: ANALOG CIRCUITS III

ASP-P18.1: A CONTINUOUS-TIME FIELD PROGRAMMABLE ANALOG ARRAY (FPAA) CONSISTING OF DIGITALLY RECONFIGURABLE GM-CELLS. I - 1092

Joachim Becker, Yiannos Manoli, Albert-Ludwigs-University, Germany

ASP-P18.2: DISTORTION CANCELLATION VIA POLYPHASE MULTIPATH CIRCUITS..... I - 1096

Eisse Mensink, Eric Klumperink, Bram Nauta, University of Twente, Netherlands

ASP-P18.3: LOG-DOMAIN WAVELET BASES I - 1100

Sandro A. P. Haddad, Sumit Bagga, Wouter A. Serdijn, Delft University of Technology, Netherlands

ASP-P19: ANALOG CIRCUITS IV

- ASP-P19.1: CHAOS IN A DIFFERENTIAL FOURTH-ORDER LOG-DOMAIN BAND-PASS FILTER I - 1104**
Alon Ascoli, Orla Feely, University College Dublin, Ireland
- ASP-P19.2: A NOVEL FOUR QUADRANT CMOS ANALOG MULTIPLIER/DIVIDER I - 1108**
Gang Li, Brent Maundy, University of Calgary, Canada
- ASP-P19.3: A 0.35 μ m CMOS CURRENT-MODE T/H WITH -81dB THD..... I - 1112**
Madhu Chennam, Silicon Laboratories, United States; Terri Fiez, Oregon State University, United States
- ASP-P19.4: A 0.8V CMOS ANALOG DECODER FOR AN (8,4,4) EXTENDED HAMMING CODE..... I - 1116**
Nhan Nguyen, Chris Winstead, Vincent Gaudet, Christian Schlegel, University of Alberta, Canada
- ASP-P19.5: LOW POWER LVDS TRANSMITTER WITH LOW COMMON MODE VARIATION I - 1120**
FOR 1/GB/S-PER PIN OPERATION
Gunjan Mandal, Pradip Mandal, Alliance Semiconductor, India

ASP-P20: SIGMA-DELTA CONVERTERS III

- ASP-P20.1: LOOP DELAY COMPENSATION IN BANDPASS CONTINUOUS-TIME I - 1124**
SIGMA-DELTA MODULATORS WITHOUT ADDITIONAL FEEDBACK COEFFICIENTS
Hassan Aboushady, Marie-Minerve Lou rat, University of Paris VI, France
- ASP-P20.2: A MULTIRATE BASED BAND-PASS SIGMA-DELTA MODULATOR I - 1128**
Francisco Colodro, Antonio Torralba, Alfredo Perez VegaLeal, Francisco Perez Ridao, University of Seville, Spain
- ASP-P20.3: SIGMA-DELTA ANALOG TO DIGITAL CONVERTER ARCHITECTURE BASED UPON I - 1132**
A MODULATOR DESIGN EMPLOYING A MIRRORED INTEGRATOR
Zeljko Ignjatovic, Mark Bocko, University of Rochester, United States
- ASP-P20.4: MULTIBIT QUADRATURE SIGMA-DELTA MODULATOR WITH DEM SCHEME I - 1136**
Roberto Maurino, Analog Devices, United Kingdom; Christos Papavassiliou, Imperial College, United Kingdom
- ASP-P20.5: AN IF-SAMPLING SC COMPLEX LOWPASS $\Sigma \Delta$ MODULATOR WITH HIGH IMAGE I - 1140**
REJECTION BY CAPACITOR SHARING
Wang Tung Cheng, Kong-Pang Pun, Cheong-Fat Chan, Chiu-Sing Choy, The Chinese University of Hong Kong, Hong Kong SAR of China

ASP-P21: SIGMA-DELTA CONVERTERS IV

- ASP-P21.1: LOW-DISTORTION DELTA-SIGMA TOPOLOGIES FOR MASH ARCHITECTURES I - 1144**
Jos  Silva, Un-Ku Moon, G bor Temes, Oregon State University, United States
- ASP-P21.2: A PROGRAMMABLE COEFFICIENT CONTINUOUS-TIME A/D Σ - Δ MODULATOR..... I - 1148**
Daniel Allen, Angelo Pereira, Paul Hasler, Georgia Institute of Technology, United States
- ASP-P21.3: A 0.8- μ W SWITCHED-CAPACITOR SIGMA-DELTA MODULATOR USING A CLASS-C I - 1152**
INVERTER
Youngcheol Chae, Minho Kwon, Gunhee Han, Yonsei University, Republic of Korea
- ASP-P21.4: A 4TH ORDER SINGLE-LOOP DELTA-SIGMA ADC WITH 8-BIT TWO-STEP FLASH I - 1156**
QUANTIZATION
Yongjie Cheng, Craig Petrie, Brent Nordick, Brigham Young University, United States

Volume II

MMSA-L1: ADVANCED MULTIMEDIA SYSTEMS: END-TO-END FRAMEWORKS

MMSA-L1.1: A STEGANOGRAPHIC FRAMEWORK FOR DUAL AUTHENTICATION AND COMPRESSION OF HIGH RESOLUTION IMAGERY II - 1

Deepa Kundur, Texas A&M University, United States; Yang Zhao, University of Toronto, Canada; Patrizio Campisi, Universita degli Studi di Roma `Roma Tre', Italy

MMSA-L1.2: CONTENT-BASED IMAGE RETRIEVAL WITH AUTOMATED RELEVANCE FEEDBACK OVER DISTRIBUTED PEER-TO-PEER NETWORK II - 5

Ivan Lee, University of Sydney, Australia; Ling Guan, Ryerson University, Canada

MMSA-L1.3: A UNIFIED FRAMEWORK FOR SIMILARITY CALCULATION BETWEEN IMAGES II - 9

Azadeh Kushki, Panagiotis Androustos, Konstantinos N. Plataniotis, Anastasios N. Venetsanopoulos, University of Toronto, Canada

MMSA-L1.4: AN EFFICIENT TRANSMISSION FRAMEWORK OF DIGITAL MULTIMEDIA BROADCASTING (DMB) SYSTEMS II - 13

Bong-Ho Lee, So Ra Park, Young Kwon Hahm, Soo In Lee, ETRI, Republic of Korea

MMSA-L1.5: A SCALABLE VIDEO TRANSMISSION SYSTEM USING BANDWIDTH INFERENCE IN CONGESTION CONTROL II - 17

Qiang Liu, Jenq-Neng Hwang, University of Washington, United States

MMSA-L2: MULTIMEDIA WATERMARKING AND DATA HIDING

MMSA-L2.1: CORRELATION-BASED WATERMARKING FOR HALFTONE IMAGES II - 21

Ming Sun Fu, Oscar C Au, Hong Kong University of Science and Technology, Hong Kong SAR of China

MMSA-L2.2: CDMA-BASED WATERMARKING RESISTING TO CROPPING II - 25

Yanmei Fang, Jiwu Huang, Shaoquan Wu, Sun Yat-Sen University, China

MMSA-L2.3: HIGH CAPACITY LOSSLESS DATA HIDING BASED ON INTEGER WAVELET TRANSFORM II - 29

Guorong Xuan, Tongji University, China; Yun Q. Shi, Zhicheng Ni, New Jersey Institute of Technology, United States; Jidong Chen, Chengyun Yang, Yizhan Zhen, Junxiang Zheng, Tongji University, China

MMSA-L2.4: LOSSLESS DATA HIDING: FUNDAMENTALS, ALGORITHMS AND APPLICATIONS II - 33

Yun Q. Shi, Zhicheng Ni, Dekun Zou, New Jersey Institute of Technology, United States; Changyin Liang, Shenzhen Polytechnic, China; Guorong Xuan, Tongji University, China

MMSA-L2.5: PERCEPTION BASED BINARY IMAGE WATERMARKING II - 37

Anthony T.S. Ho, Niladri B. Puhon, Pina Marziliano, Anamitra Makur, Yong Liang Guan, Nanyang Technological University, Singapore

MMSA-L3: MULTIMEDIA DATABASE AND RETRIVAL SYSTEMS

MMSA-L3.1: RELEVANCE FEEDBACK USING RANDOM SUBSPACE METHOD II - 41

Wei Jiang, Tsinghua University, China; Mingjing Li, Hong-Jiang Zhang, Microsoft Research Asia, China; Jie Zhou, Tsinghua University, China

MMSA-L3.2: INTERACTIVE CONTENT-BASED IMAGE RETRIEVAL USING LAPLACIAN MIXTURE MODEL IN THE WAVELET DOMAIN II - 45

Tahir Amin, Ling Guan, Ryerson University, Canada

MMSA-L3.3: DESIGN ISSUES ON REQUEST MIGRATION FOR VIDEO-ON-DEMAND SERVICES	II - 49
<i>Yinqing Zhao, C.-C. Jay Kuo, University of Southern California, United States</i>	
MMSA-L3.4: KEYWORD PROPAGATION FOR IMAGE RETRIEVAL	II - 53
<i>Feng Jing, Tsinghua University, China; Mingjing Li, Hong-Jiang Zhang, Microsoft Research Asia, China; Bo Zhang, Tsinghua University, China</i>	
MMSA-L3.5: A NOVEL APPROACH TO VIDEO SEQUENCE MATCHING USING COLOR AND EDGE FEATURES WITH THE MODIFIED HAUSDORFF DISTANCE	II - 57
<i>Sang Hyun Kim, LG Electronics, Inc., Republic of Korea; Rae-Hong Park, Sogang University, Republic of Korea</i>	
 MMSA-L4: MULTIMEDIA COMMUNICATION AND TRANSMISSION	
MMSA-L4.1: A NOVEL APPROACH TO REAL-TIME MULTIMEDIA FORWARDING OVER HETEROGENEOUS NETWORKS	II - 61
<i>Keman Yu, Jiang Li, Shipeng Li, Microsoft Research Asia, China</i>	
MMSA-L4.2: PRIORITIZED RETRANSMISSION FOR ERROR PROTECTION OF VIDEO STREAMING OVER WLANS	II - 65
<i>Hsiao-Cheng Wei, Yuh-Chou Tsai, Chia-Wen Lin, National Chung Cheng University, Taiwan</i>	
MMSA-L4.3: VIDEO ERROR CONCEALMENT BY USING KALMAN-FILTERING TECHNIQUE	II - 69
<i>Zhi-Wei Gao, Wen Nung Lie, National Chung Cheng University, Taiwan</i>	
MMSA-L4.4: CHANNEL DECODER ARCHITECTURE OF OFDM BASED DMB SYSTEM	II - 73
<i>Bontae Koo, Jinkyu Kim, Juhyun Lee, Nakwoong Eum, Jongdae Kim, ETRI, Republic of Korea; Hyunmook Cho, Kongju National University, Republic of Korea</i>	
MMSA-L4.5: MODELLING POWER CONSUMPTION OF A H.263 VIDEO ENCODER	II - 77
<i>Xiaolan Lu, Thierry Fernaine, Yao Wang, Polytechnic University, United States</i>	
 MMSA-L5: MULTIMEDIA CODING AND SEGMENTATION	
MMSA-L5.1: A NEW MARKER-BASED WATERSHED ALGORITHM	II - 81
<i>Hai Gao, Ping Xue, Nanyang Technological University, Singapore; Weisi Lin, Institute for Infocomm Research, Singapore</i>	
MMSA-L5.2: OUT-OF-LOOP RATE CONTROL FOR VIDEO CODEC HARDWARE/SOFTWARE CO-DESIGN	II - 85
<i>Ching-Ho Chen, Chun-Jen Tsai, National Chiao Tung University, Taiwan</i>	
MMSA-L5.3: AN AUDIO-SCENE CUT DETECTION METHOD USING FUZZY C-MEANS ALGORITHM FOR AUDIO-VISUAL INDEXING	II - 89
<i>Naoki Nitanda, Miki Haseyama, Hideo Kitajima, Hokkaido University, Japan</i>	
MMSA-L5.4: REGION-OF-INTEREST VIDEO CODING BY FUZZY CONTROL FOR H.263+ STANDARD	II - 93
<i>Ming-Chieh Chi, Mei-Juan Chen, Ching-Ting Hsu, Nation Dong-Hwa University, Taiwan</i>	
MMSA-L5.5: NEW ADAPTIVE PARTIAL DISTORTION SEARCH USING CLUSTERED PIXEL MATCHING ERROR CHARACTERISTIC	II - 97
<i>Ko-Cheung Hui, Wan-Chi Siu, Yui-Lam Chan, The Hong Kong Polytechnic University, Hong Kong SAR of China</i>	
 MMSA-L6: MULTIMEDIA UNDERSTANDING AND RECOGNITION	
MMSA-L6.1: A REAL-TIME AUTOMATIC LIPREADING SYSTEM	II - 101
<i>Shilin Wang, Wing Hong Lau, S. H. Leung, H. Yan, City University of Hong Kong, China</i>	

MMSA-L6.2: MODEL-BASED VIDEO SCENE CLUSTERING WITH NOISE ANALYSIS	II - 105
<i>Hong Lu, Zhenyan Li, Yap-Peng Tan, Nanyang Technological University, Singapore</i>	
MMSA-L6.3: FACE RECOGNITION WITH THE ROBUST FEATURE EXTRACTED BY THE GENERALIZED FOLEY-SAMMON TRANSFORM	II - 109
<i>Guang Dai, Yuntao Qian, Zhejiang University, China</i>	
MMSA-L6.4: TWO-SENSOR NOISE ROBUST ASR WITH MISSING FRAMES FOR AURORA2 TASK	II - 113
<i>Cenk Demiroglu, David Anderson, Georgia Institute of Technology, United States</i>	
MMSA-L6.5: INTRINSIC MODE FUNCTIONS FOR GAIT RECOGNITION	II - 117
<i>Prem Kuchi, Sethuraman Panchanathan, Arizona State University, United States</i>	
 MMSA-L7: MULTIMEDIA SYSTEMS AND APPLICATIONS: ADVANCED TECHNIQUES	
MMSA-L7.1: A NEW CFA INTERPOLATION TECHNIQUE FOR SINGLE-SENSOR DIGITAL CAMERAS	II - 121
<i>Rastislav Lukac, Konstantinos N. Plataniotis, University of Toronto, Canada</i>	
MMSA-L7.2: QOS-DRIVEN SCHEDULING FOR MULTIMEDIA APPLICATIONS	II - 125
<i>Shaoxiong Hua, Gang Qu, University of Maryland, United States</i>	
MMSA-L7.3: TRACE-PATH ANALYSIS AND PERFORMANCE ESTIMATION FOR MULTIMEDIA APPLICATION IN EMBEDDED SYSTEM	II - 129
<i>Nelson Chang, Kun-Bin Lee, Chien-Wei Jen, National Chiao Tung University, Taiwan</i>	
MMSA-L7.4: A TEMPORAL ERROR CONCEALMENT ALGORITHM FOR H.264 USING LAGRANGE INTERPOLATION	II - 133
<i>Jinghong Zheng, Lap-Pui Chau, Nanyang Technological University, Singapore</i>	
MMSA-L7.5: AN ADAPTIVE SPATIAL FILTER FOR EARLY DEPTH TEST	II - 137
<i>Chang-Hyo Yu, Lee-Sup Kim, KAIST, Republic of Korea</i>	
 MMSA-L8: VLSI/SOC IMPLEMENTATION FOR MULTIMEDIA SYSTEMS I	
MMSA-L8.1: A POWER-AWARE IP CORE DESIGN FOR THE VARIABLE-LENGTH DCT/IDCT TARGETING AT MPEG4 SHAPE-ADAPTIVE TRANSFORMS	II - 141
<i>Kuan-Hung Chen, Jiun-In Guo, Jinn-Shyan Wang, Ching-Wei Yeh, Tien-Fu Chen, National Chung Cheng University, Taiwan</i>	
MMSA-L8.2: MPEG4 AVC/H.264 DECODER WITH SCALABLE BUS ARCHITECTURE AND DUAL MEMORY CONTROLLER	II - 145
<i>Hae-Yong Kang, Kyung-Ah Jeong, Jung-Yang Bae, Young-Su Lee, Seung-Ho Lee, C&S Technology, Republic of Korea</i>	
MMSA-L8.3: VLSI ARCHITECTURE DESIGN OF MOTION ESTIMATOR AND IN-LOOP FILTER FOR MPEG-4 AVC/H.264 ENCODERS	II - 149
<i>Yueh-yi Wang, Yan-Tsung Peng, Chun-Jen Tsai, National Chiao Tung University, Taiwan</i>	
MMSA-L8.4: DIVISION-FREE RASTERIZER FOR PERSPECTIVE-CORRECT TEXTURE FILTERING	II - 153
<i>Donghyun Kim, Lee-Sup Kim, KAIST, Republic of Korea</i>	
MMSA-L8.5: AN ADAPTIVE DSP PROCESSOR FOR HIGH-EFFICIENCY COMPUTING MPEG-4 VIDEO ENCODER	II - 157
<i>Li-Hsun Chen, Oscar T.-C. Chen, National Cheng Chung University, Taiwan; Ting-Yi Wang, Chi-Lung Wang, Industrial Technology Research Institute, Taiwan</i>	

MMSA-P1: DATA HIDING AND WATERMARKING TECHNIQUES FOR MULTIMEDIA SYSTEMS

MMSA-P1.1: ON IMPROVING THE ITERATIVE WATERMARK EMBEDDING TECHNIQUE FOR JPEG-TO-JPEG WATERMARKINGII - 161

Peter H. W. Wong, Andy Chang, Oscar C. Au, Hong Kong University of Science and Technology, Hong Kong SAR of China

MMSA-P1.2: DATA HIDING FOR MULTIMODAL BIOMETRIC RECOGNITIONII - 165

Alexia Giannoula, Dimitrios Hatzinakos, University of Toronto, Canada

MMSA-P1.3: ON THE SECURITY OF STRUCTURAL INFORMATION EXTRACTION/EMBEDDING FOR IMAGESII - 169

Chun-Shien Lu, Institute of Information Science, Academia Sinica, Taiwan

MMSA-P1.4: A ROBUST WATERMARKING METHOD BASED ON WAVELET AND ZERNIKE TRANSFORMII - 173

Jie Chen, Hongxun Yao, Wen Gao, Shaohui Liu, Harbin Institute of Technology, China

MMSA-P1.5: A TEXTURE-BASED TAMPER DETECTION SCHEME BY FRAGILE WATERMARK.....II - 177

Yazhou Liu, Wen Gao, Hongxun Yao, Shaohui Liu, Harbin Institute of Technology, China

MMSA-P2: INTELLIGENT PROCESSING TECHNIQUES FOR MULTIMEDIA SYSTEMS AND APPLICATIONS

MMSA-P2.1: A NEURAL NETWORK APPROACH FOR HUMAN EMOTION RECOGNITION IN SPEECHII - 181

Muhammad Waqas Bhatti, University of Sydney, Australia; Yongjin Wang, Ling Guan, Ryerson University, Canada

MMSA-P2.2: A PROBABILISTIC REASONING APPROACH TO CLOSED-ROOM PEOPLE MONITORINGII - 185

Ji Tao, Yap-Peng Tan, Nanyang Technological University, Singapore

MMSA-P2.3: ADAPTIVE MULTIMEDIA CONTENT PERSONALIZATION.....II - 189

Nikolaos Doulamis, National Technical University of Athens, Greece; Pavlos Georgilakis, Technical University of Crete, Greece

MMSA-P2.4: PROBABILISTIC APPROACH TO K-NEAREST NEIGHBOR VIDEO RETRIEVALII - 193

Nai-xiang Lian, Yap-Peng Tan, Nanyang Technological University, Singapore

MMSA-P2.5: VIDEO SUMMARIZATION BY SPATIAL-TEMPORAL GRAPH OPTIMIZATIONII - 197

Shi Lu, Michael Lyu, Irwin King, The Chinese University of Hong Kong, Hong Kong SAR of China

MMSA-P3: COMMUNICATION AND CODING TECHNIQUES FOR MULTIMEDIA SYSTEMS

MMSA-P3.1: MULTI-SERVER OPTIMAL BANDWIDTH MONITORING FOR COLLABORATIVE DISTRIBUTED RETRIEVALII - 201

Lihang Ying, Anup Basu, University of Alberta, Canada; Satish Tripathi, University of California, Riverside, United States

MMSA-P3.2: MULTIPLE DESCRIPTION VIDEO CODING BASED ON ZERO PADDING.....II - 205

Dong Wang, Nishan Canagarajah, David Redmill, David Bull, University of Bristol, United Kingdom

MMSA-P3.3: LOW-VARIANCE TCP-FRIENDLY THROUGHPUT ESTIMATION FOR CONGESTION CONTROL OF LAYERED VIDEO MULTICASTII - 209

Kitae Nahm, C.-C. Jay Kuo, University of Southern California, United States

MMSA-P3.4: HIGH PERFORMANCE SPATIAL-TEMPORAL DE-INTERLACING TECHNIQUE USING INTERFIELD INFORMATIONII - 213

Ching-Ting Hsu, Mei-Juan Chen, Chin-Hui Huang, National Dong Hwa University, Taiwan

MMSA-P3.5: CROSS-LAYER DESIGN FOR QOS WIRELESS COMMUNICATIONS.....II - 217
Jie Chen, Tiejun Lv, Brown University, United States; Haitao Zheng, Lucent Technologies, United States

MMSA-P4: VLSI/SOC IMPLEMENTATION FOR MULTIMEDIA SYTEMS II

MMSA-P4.1: A NEW CRYPTOGRAPHIC SYSTEM AND ITS VLSI IMPLEMENTATIONII - 221
Jui-Cheng Yen, Hun-Chen Chen, Shin-Shian Jou, National United University, Taiwan

MMSA-P4.2: ANALYSIS AND ARCHITECTURE DESIGN FOR HIGH PERFORMANCE JPEG2000II - 225
COPROCESSOR
Bing-Fei Wu, Chung-Fu Lin, National Chiao Tung University, Taiwan

MMSA-P4.3: A COMPACT BLOCK-MATCHING CELL FOR ANALOGUE MOTION ESTIMATIONII - 229
PROCESSORS
Mladen Panovic, Andreas Demosthenous, University College London, United Kingdom

MMSA-P4.4: A PERFORMANCE-DRIVEN CONFIGURABLE MOTION ESTIMATOR FORII - 233
FULL-SEARCH BLOCK-MATCHING ALGORITHM
Yeong-Kang Lai, Lien-Fei Chen, National Chung Hsing University, Taiwan

MMSA-P4.5: A NOVEL EMBEDDED MEMORY ARCHITECTURE FOR REAL-TIMEII - 237
MESH-BASED MOTION ESTIMATION
Mohammed Sayed, Wael Badawy, University of Calgary, Canada

VLSI-L1: LOW POWER CIRCUITS AND ARCHITECTURE

VLSI-L1.1: TRANSFERRING PERFORMANCE GAIN FROM SOFTWARE PREFETCHING TOII - 241
ENERGY REDUCTION
Deepak Agarwal, Sumitkumar Pamnani, AMD, United States; Gang Qu, Donald Yeung, University of Maryland, College Park, United States

VLSI-L1.2: A LOW-POWER DECIMATION FILTER FOR A SIGMA-DELTA CONVERTERII - 245
BASED ON A POWER-OPTIMIZED SINC FILTER
Andrea Gerosa, Andrea Neviani, University of Padova, Italy

VLSI-L1.3: EMPIRICAL EVALUATION OF TIMING AND POWER IN RESONANT CLOCKII - 249
DISTRIBUTION
Juang-ying Chueh, Conrad Ziesler, Marios Papaefthymiou, University of Michigan, United States

VLSI-L1.4: A POWER AND AREA EFFICIENT MULTI-MODE FEC PROCESSORII - 253
Yi-Chen Tseng, Chien-Ching Lin, Hsie-Chia Chang, Chen-Yi Lee, National Chiao Tung University, Taiwan

VLSI-L1.5: ASYNCHRONOUS, QUASI-ADIABATIC (ASYNCHROBATIC) LOGIC FORII - 257
LOW-POWER VERY WIDE DATA WIDTH APPLICATIONS
David J. Willingham, Izzet Kale, University of Westminster, United Kingdom

VLSI-L2: VIDEO

VLSI-L2.1: A DISTRIBUTED TS-MUX ARCHITECTURE FOR MULTI-CHIP EXTENSIONII - 261
BEYOND THE HDTV LEVEL
Takayuki Onishi, Mitsuo Ikeda, Jiro Naganuma, Makoto Endo, Yoshiyuki Yashima, NTT Corporation, Japan

VLSI-L2.2: AN EFFICIENT ARCHITECTURE FOR COLOR SPACE CONVERSION USINGII - 265
DISTRIBUTED ARITHMETIC
Faycal Bensaali, Abbas Amira, Ahmed Bouridane, Queen's University Belfast, United Kingdom

VLSI-L2.3: HARDWARE ARCHITECTURE DESIGN FOR H.264/AVC INTRA FRAME CODERII - 269
Yu-Wen Huang, Bing-Yu Hsieh, Tung-Chien Chen, Liang-Gee Chen, National Taiwan University, Taiwan

VLSI-L2.4: ANALYSIS AND DESIGN OF MACROBLOCK PIPELINING FOR H.264/AVC VLSI ARCHITECTUREII - 273

Tung-Chien Chen, Yu-Wen Huang, Liang-Gee Chen, National Taiwan University, Taiwan

VLSI-L2.5: LOW-POWER DA-CONVERTERS FOR DISPLAY APPLICATIONS USING STEPWISE CHARGING AND CHARGE RECOVERYII - 277

Christoph Saas, Artur Wróblewski, Josef A. Nossek, Munich University of Technology, Germany

VLSI-L3: LOW POWER ARITHMETIC

VLSI-L3.1: GLITCH-CONSCIOUS LOW-POWER DESIGN OF ARITHMETIC CIRCUITSII - 281

Henrik Eriksson, Per Larsson-Edefors, Chalmers University of Technology, Sweden

VLSI-L3.2: REDUCING MULTIPLIER ENERGY BY DATA-DRIVEN VOLTAGE VARIATIONII - 285

Tomoyuki Yamanaka, Vasily Moshnyaga, Fukuoka University, Japan

VLSI-L3.3: A NOVEL FAST LOW VOLTAGE DYNAMIC THRESHOLD TRUE SINGLE PHASE CLOCKING ADIABATIC CIRCUITII - 289

Michael Yang, James Barby, University of Waterloo, Canada

VLSI-L3.4: A LOW POWER AND FAST WAKE UP CIRCUITII - 293

Hung-wei Chen, National United University, Taiwan; Wen-Cheng Yen, Faraday Technology Corporation, Taiwan

VLSI-L3.5: A LEAKAGE ESTIMATION AND REDUCTION TECHNIQUE FOR SCALED CMOS LOGIC CIRCUITS CONSIDERING GATE-LEAKAGEII - 297

Hafijur Rahman, Chaitali Chakrabarti, Arizona State University, United States

VLSI-L4: MPEG

VLSI-L4.1: HARDWARE ARCHITECTURE FOR GLOBAL MOTION ESTIMATION FOR MPEG-4 ADVANCED SIMPLE PROFILEII - 301

Ching-Yeh Chen, Shao-Yi Chien, Wei-Min Chao, Yu-Wen Huang, Liang-Gee Chen, National Taiwan University, Taiwan

VLSI-L4.2: QME: AN EFFICIENT SUBSAMPLING-BASED BLOCK MATCHING ALGORITHM FOR MOTION ESTIMATIONII - 305

Kun-Bin Lee, Hao-Yun Chin, Hui-Cheng Hsu, Chein-Wei Jen, National Chiao Tung University, Taiwan

VLSI-L4.3: DIGITAL CONTROLLED ANALOG ARCHITECTURE FOR DCT AND DST USING CAPACITOR SWITCHINGII - 309

Arindam Basu, Ashis Kumar Mal, Anindya Sundar Dhar, Indian Institute of Technology, Kharagpur, India

VLSI-L4.4: LOW-POWER PARALLEL TREE ARCHITECTURE FOR FULL SEARCH BLOCK-MATCHING MOTION ESTIMATIONII - 313

Siou-Shen Lin, Po-Chih Tseng, Liang-Gee Chen, National Taiwan University, Taiwan

VLSI-L4.5: A FAST DUAL SYMBOL CONTEXT-BASED ARITHMETIC CODING FOR MPEG-4 SHAPE CODINGII - 317

Kun-Bin Lee, National Chiao Tung University, Taiwan; Jih-Yiing Lin, Sunplus Technology, Taiwan; Chein-Wei Jen, National Chiao Tung University, Taiwan

VLSI-L5: LOW POWER BUSES AND CIRCUITS

VLSI-L5.1: DYNAMIC RECONFIGURABLE BUS ENCODING SCHEME FOR REDUCING THE ENERGY CONSUMPTION OF DEEP SUB-MICRON INSTRUCTION BUSII - 321

Siu-Kei Wong, Chi-Ying Tsui, Hong Kong University of Science and Technology, Hong Kong SAR of China

VLSI-L5.2: LOW POWER COUPLING-BASED ENCODING FOR ON-CHIP BUSESII - 325

Maged Ghoneima, Yehea Ismail, Northwestern University, United States

VLSI-L5.3: UNIFIED BUS ENCODING BY STREAM RECONSTRUCTION WITH VARIABLE STRIDESII - 329

Tien-Fu Chen, Tsung-Ming Hsieh, Chun-Li Wei, National Chung Cheng University, Taiwan

VLSI-L5.4: A NEW PARALLEL ARCHITECTURE FOR LOW POWER LINEAR FEEDBACK SHIFT REGISTERSII - 333

Abdullah Mamun, Rajendra Katti, North Dakota State University, United States

VLSI-L5.5: A LOW-POWER GROUP-BASED VLD DESIGN.....II - 337

Cheng-Hung Liu, National Chiao Tung University, Taiwan; Bai-Jue Shieh, Sunplus Technology Co., Ltd., Taiwan; Chen-Yi Lee, National Chiao Tung University, Taiwan

VLSI-L6: IMAGE PROCESSING

VLSI-L6.1: EXTENDED INTELLIGENT EDGE-BASED LINE AVERAGE WITH ITS IMPLEMENTATION AND TEST METHODII - 341

Yu-Lin Chang, Shyh-Feng Lin, Liang-Gee Chen, National Taiwan University, Taiwan

VLSI-L6.2: A LOW POWER CURRENT-MODE PIXEL WITH ON-CHIP FPN CANCELLATION AND DIGITAL SHUTTERII - 345

Amine Bermak, Hong Kong University of Science and Technology, China; Farid Boussaïd, Abdesselam Bouzerdoun, Edith Cowan University, Australia

VLSI-L6.3: A REAL-TIME VLSI MEDIAN FILTER EMPLOYING TWO-DIMENSIONAL BIT-PROPAGATING ARCHITECTUREII - 349

Hideo Yamasaki, Tadashi Shibata, University of Tokyo, Japan

VLSI-L6.4: RECONFIGURABLE DISCRETE COSINE TRANSFORM PROCESSOR FOR OBJECT-BASED VIDEO SIGNAL PROCESSINGII - 353

Po-Chih Tseng, Chao-Tsung Huang, Liang-Gee Chen, National Taiwan University, Taiwan

VLSI-L6.5: AN INSTRUCTION SET FOR THE EFFICIENT IMPLEMENTATION OF THE CORDIC ALGORITHMII - 357

Sven Simon, Matthias Müller, Hochschule Bremen, Germany; Holger Gryska, Infineon Technologies AG, Germany; Andreas Wortmann, Hochschule Bremen, Germany; Steffen Buch, Infineon Technologies AG, Germany

VLSI-L7: LOW POWER CODES AND CRYPTOGRAPHY

VLSI-L7.1: ENERGY-PERFORMANCE TRADEOFFS FOR THE SHARED MEMORY IN MULTI-PROCESSOR SYSTEMS-ON-CHIPII - 361

Kimish Patel, Enrico Macii, Politecnico di Torino, Italy; Massimo Poncino, Università di Verona, Italy

VLSI-L7.2: LEFT-TO-RIGHT BINARY SIGNED-DIGIT RECODING FOR ELLIPTIC CURVE CRYPTOGRAPHYII - 365

Rajendra Katti, Xiaoyu Ruan, North Dakota State University, United States

VLSI-L7.3: LOW POWER DECODING OF BCH CODES.....II - 369

Yuejian Wu, Nortel Networks, Canada

VLSI-L7.4: A HEURISTIC APPROACH TO SYNTHESIZE BOOLEAN FUNCTIONS USING TANT NETWORKII - 373

Hafiz Md. Hasan Babu, Md. Rafiqul Islam, Rumana Nazmul, Md. Anwarul Haque, Ahsan Raja Chowdhury, Dhaka University, Bangladesh

VLSI-L7.5: POWER CONSUMPTION OPTIMIZATION FOR LOW LATENCY VITERBI DECODERII - 377

Mario Steinert, Stefano Marsili, Infineon Technologies AG, Germany

VLSI-L8: CODING

VLSI-L8.1: A FAST REED-SOLOMON PRODUCT-CODE DECODER WITHOUT REDUNDANT COMPUTATIONSII - 381

Hyun-Yong Lee, In-Cheol Park, KAIST, Republic of Korea

VLSI-L8.2: NOVEL BIT MANIPULATION UNIT FOR COMMUNICATION DIGITAL SIGNAL PROCESSORSII - 385

Sung Dae Kim, Sug Hyun Jeong, Myung Hoon Sunwoo, Ajou university, Republic of Korea; Kyung Ho Kim, Samsung Electronics, Republic of Korea

VLSI-L8.3: JOINT CODE-ENCODER-DECODER DESIGN FOR LDPC CODING SYSTEM VLSI IMPLEMENTATIONII - 389

Hao Zhong, Tong Zhang, Rensselaer Polytechnic Institute, United States

VLSI-L8.4: MULTI-LEVEL MEMORY SYSTEMS USING ERROR CONTROL CODESII - 393

Hsie-Chia Chang, Chien-Ching Lin, Tien-Yuan Hsiao, Jieh-Tsorng Wu, Ta-Hui Wang, National Chiao Tung University, Taiwan

VLSI-L8.5: MEMORY-BASED LOW DENSITY PARITY CHECK CODE DECODER ARCHITECTURE USING LOOSELY COUPLED TWO DATA-FLOWSII - 397

Se-Hyeon Kang, In-Cheol Park, KAIST, Republic of Korea

VLSI-L9: HIGH PERFORMANCE LOW POWER

VLSI-L9.1: PSEUDO-FOOTLESS CMOS DOMINO LOGIC CIRCUITS FOR HIGH-PERFORMANCE VLSI DESIGNSII - 401

Jinn-Shyan Wang, Shang-Jyh Shieh, Ching-Wei Yeh, Yuan-Hsun Yeh, National Chung Cheng University, Taiwan

VLSI-L9.2: A TECHNIQUE FOR HIGH-SPEED CIRCUITS ON SOI USING LOOK-AHEAD TYPE ACTIVE BODY BIAS CONTROLII - 405

Masaaki Iijima, Katsuya Fujita, Kazuki Fukuoka, Masahiro Numa, Keisuke Yamamoto, Kobe University, Japan; Kengo Takata, Mitsubishi Electric Corp., Japan

VLSI-L9.3: FAST THERMAL ANALYSIS FOR VLSI CIRCUITS VIA SEMI-ANALYTICAL GREEN'S FUNCTION IN MULTI-LAYER MATERIALSII - 409

Baohua Wang, Pinaki Mazumder, University of Michigan, United States

VLSI-L9.4: B-DTNMOS: A NOVEL BULK DYNAMIC THRESHOLD NMOS SCHEMEII - 413

Walid Elgharrawy, Magdy Bayoumi, University of Louisiana at Lafayette, United States

VLSI-L9.5: ENERGY EFFICIENT DUAL THRESHOLD VOLTAGE DYNAMIC CIRCUITS EMPLOYING SLEEP SWITCHES TO MINIMIZE SUBTHRESHOLD LEAKAGEII - 417

Volkan Kursun, Eby G. Friedman, University of Rochester, United States

VLSI-L10: ARITHMETIC

VLSI-L10.1: A SCALABLE COMPACT ARCHITECTURE FOR THE COMPUTATION OF INTEGER BINARY LOGARITHMS THROUGH LINEAR APPROXIMATIONII - 421

Christophe Layer, Hans-Jörg Pfeleiderer, University of Ulm, Germany; Christoph Heer, Infineon Technologies AG, Germany

VLSI-L10.2: A METHOD FOR INCREASING THE THROUGHPUT OF FIXED COEFFICIENT DIGIT-SERIAL/PARALLEL MULTIPLIERSII - 425

Magnus Karlsson, University of Kalmar, Sweden; Mark Vesterbacka, Linköping University, Sweden; Wlodek Kulesza, University of Kalmar, Sweden

VLSI-L10.3: MODULO DEFLATION IN $(2n + 1, 2n, 2n - 1)$ CONVERTERSII - 429

Shaoqiang Bi, Concordia University, Canada; Wei Wang, University of Western Ontario, Canada; Asim Al-Khalili, Concordia University, Canada

VLSI-L10.4: GEOMETRIC-MEAN INTERPOLATION FOR LOGARITHMIC NUMBER SYSTEMSII - 433

Mark Arnold, Lehigh University, United States

VLSI-L10.5: A LOW POWER 16-BIT BOOTH LEAPFROG ARRAY MULTIPLIER USING DYNAMIC ADDERSII - 437

Kwen-Siong Chong, Bah-Hwee Gwee, Joseph Sylvester Chang, Nanyang Technological University, Singapore

VLSI-L11: SOC DESIGN TECHNOLOGY

VLSI-L11.1: ARBITRATE-AND-MOVE PRIMITIVES FOR HIGH THROUGHPUT ON-CHIP INTERCONNECTION NETWORKSII - 441

Aydin Balkan, Gang Qu, Uzi Vishkin, University of Maryland, United States

VLSI-L11.2: SUBSTRATE NOISE-AWARE FLOORPLANNING FOR MIXED-SIGNAL SOCSII - 445

Marcin Jeske, Grzegorz Blakiewicz, Malgorzata Chrzanowska-Jeske, Benyi Wang, Portland State University, United States

VLSI-L11.3: PARAMETERIZED SOC DESIGN FOR PORTABLE SYSTEMS.....II - 449

Sumant Bhutoria, Chaitali Chakrabarti, Arizona State University, United States

VLSI-L11.4: A 0.18 μ m IMPLEMENTATION OF A FLOATING-POINT UNIT FOR A PROCESSING-IN-MEMORY SYSTEMII - 453

Taek-Jun Kwon, USC Information Sciences Institute, United States; Joong-Seok Moon, Apple Computer, Inc., United States; Jeff Sondeen, Jeff Draper, USC Information Sciences Institute, United States

VLSI-L11.5: POWER-AWARE IMPLEMENTATION OF ASIC/SOC IN 0.13 MICRON CMOS TECHNOLOGYII - 457

Aleksandar Pance, Madan Mohan, Paul Master, QuickSilver Technology, Inc., United States

VLSI-L12: ADDERS AND MULTIPLIERS

VLSI-L12.1: DYNAMIC PASS-TRANSISTOR DOT OPERATORS FOR EFFICIENT PARALLEL-PREFIX ADDERSII - 461

Henrik Eriksson, Per Larsson-Edefors, Chalmers University of Technology, Sweden

VLSI-L12.2: A GATE-LEVEL STRATEGY TO DESIGN CARRY SELECT ADDERSII - 465

Massimo Alioto, Università di Siena, Italy; Gaetano Palumbo, Massimo Poli, Università di Catania, Italy

VLSI-L12.3: SWITCHING ACTIVITY IN BIT-SERIAL CONSTANT-COEFFICIENT MULTIPLIERSII - 469

Kenny Johansson, Oscar Gustafsson, Lars Wanhammar, Linköping University, Sweden

VLSI-L12.4: MULTIPLIER BLOCKS USING CARRY-SAVE ADDERSII - 473

Oscar Gustafsson, Linköping University, Sweden; Andrew G. Dempster, University of Westminster, United Kingdom; Lars Wanhammar, Linköping University, Sweden

VLSI-L12.5: A LOW LATENCY AND LOW POWER DYNAMIC CARRY SAVE ADDERII - 477

Ramyanshu Datta, Jacob A. Abraham, University of Texas, Austin, United States; Robert Montoye, Wendy Belluomini, Hung Ngo, Chandler McDowell, Jente B. Kuang, Kevin Nowka, IBM Austin Research Laboratory, United States

VLSI-L13: NOISE IN DIGITAL CIRCUITS

VLSI-L13.1: AN EXPERIMENTAL COMPARISON OF SUBSTRATE NOISE GENERATED BY CMOS AND BY LOW-NOISE DIGITAL CIRCUITSII - 481

Edgar Albuquerque, INESC-ID, Portugal; Manuel Silva, IST/INESC-ID, Portugal

VLSI-L13.2: AN ACCURATE AND EFFICIENT ESTIMATION OF SWITCHING NOISE IN SYNCHRONOUS DIGITAL CIRCUITS	II - 485
<i>Husni Habal, Terri Fiez, Kartikeya Mayaram, Oregon State University, United States</i>	
VLSI-L13.3: AN IMPROVED TECHNIQUE TO INCREASE NOISE-TOLERANCE IN DYNAMIC DIGITAL CIRCUITS	II - 489
<i>Fernando Mendoza-Hernandez, Universidad de Sonora, Mexico; Mónico Linares-Aranda, Victor H. Champac-Vilela, Instituto Nacional de Astrofísica, Óptica y Electrónica, Mexico</i>	
VLSI-L13.4: THE NOISE IMMUNITY OF DYNAMIC DIGITAL CIRCUITS WITH TECHNOLOGY SCALING	II - 493
<i>Fernando Mendoza-Hernandez, Universidad de Sonora, Mexico; Mónico Linares-Aranda, Victor H. Champac-Vilela, Instituto Nacional de Astrofísica, Óptica y Electrónica, Mexico</i>	
VLSI-L13.5: A NEW NON-ITERATIVE MODEL FOR SWITCHING WINDOW COMPUTATION WITH CROSSTALK NOISE	II - 497
<i>Omar Hafiz, University of Arizona, United States; Pinhong Chen, Cadence Design Systems, United States; Janet Meiling Wang, University of Arizona, United States</i>	
 VLSI-L14: TURBO AND VITERBI ALGORITHMS	
VLSI-L14.1: NOVEL PIPELINING OF MSB-FIRST ADD-COMPARE SELECT UNIT STRUCTURE FOR VITERBI DECODERS	II - 501
<i>Keshab K. Parhi, University of Minnesota, United States</i>	
VLSI-L14.2: PIPELINED PARALLEL ARCHITECTURE FOR HIGH THROUGHPUT MAP DETECTORS	II - 505
<i>Ruwan Ratnayake, Gu-Yeon Wei, Aleksandar Kavcic, Harvard University, United States</i>	
VLSI-L14.3: PARALLEL TURBO DECODING	II - 509
<i>Yuping Zhang, Keshab K. Parhi, University of Minnesota, United States</i>	
VLSI-L14.4: VLSI ARCHITECTURE EXPLORATION FOR SLIDING-WINDOW LOG-MAP DECODERS	II - 513
<i>Chien-Ming Wu, Chip Implementation Center (CIC), Taiwan; Ming-Der Shieh, National Cheng Kung University, Taiwan; Chien-Hsing Wu, National Chung Cheng University, Taiwan; Ying-Tsung Hwang, National Yunlin University of Science and Technology, Taiwan; Jun-Hong Chen, National Cheng King University, Taiwan; Hsin-Fu Lo, Chip Implementation Center (CIC), Taiwan</i>	
VLSI-L14.5: AN ASYNCHRONOUS SOVA DECODER FOR WIRELESS COMMUNICATION APPLICATION	II - 517
<i>Wing-Kin Chan, Chiu-Sing Choy, Cheong-Fat Chan, Kong-Pang Pun, The Chinese University of Hong Kong, Hong Kong SAR of China</i>	
 VLSI-L15: INTERCONNECT	
VLSI-L15.1: DECOUPLING TECHNIQUE AND CROSSTALK ANALYSIS FOR COUPLED RLC INTERCONNECTS	II - 521
<i>Junmou Zhang, Eby G. Friedman, University of Rochester, United States</i>	
VLSI-L15.2: EFFECT OF RELATIVE DELAY ON THE DISSIPATED ENERGY IN COUPLED INTERCONNECTS	II - 525
<i>Maged Ghoneima, Yehea Ismail, Northwestern University, United States</i>	
VLSI-L15.3: EFFECT OF SHIELD INSERTION ON REDUCING CROSSTALK NOISE BETWEEN COUPLED INTERCONNECTS	II - 529
<i>Junmou Zhang, Eby G. Friedman, University of Rochester, United States</i>	

VLSI-L15.4: ELECTRICAL ISOLATION AND FANOUT IN INTRA-CHIP OPTICAL INTERCONNECTSII - 533

Anand Pappu, Alyssa Apsel, Cornell University, United States

VLSI-L15.5: MANAGING INDUCTIVE COUPLING IN WIDE SIGNAL BUSESII - 537

Bassel Soudan, University of Sharjah, United Arab Emirates

VLSI-L16: CRYPTOGRAPHY

VLSI-L16.1: A HIGH SPEED ASIC IMPLEMENTATION OF THE RIJNDAEL ALGORITHMII - 541

Refik Sever, TUBITAK-BILTEN, Turkey; A. Neslin Ismailoglu, TÜBITAK-BILTEN, Turkey; Yusuf Cagatay Tekmen, Murat Askar, Middle East Technical University, Turkey

VLSI-L16.2: DESIGN OF A RECONFIGURABLE AES ENCRYPTION/DECRYPTION ENGINE FOR MOBILE TERMINALSII - 545

Thilo Pionteck, Thorsten Staake, Thomas Stiefmeier, Lukusa D. Kabulepa, Manfred Glesner, Darmstadt University of Technology, Germany

VLSI-L16.3: HIGH-SPEED HARDWARE IMPLEMENTATIONS OF THE KASUMI BLOCK CIPHERII - 549

Paris Kitsos, Michalis Galanis, Odysseas Koufopavlou, University of Patras, Greece

VLSI-L16.4: NEW CLASS OF THE FPGA EFFICIENT CRYPTOGRAPHIC PRIMITIVESII - 553

Nikolay Moldovyan, Ma Ereemeev, Specialized Center of Program Systems, Russian Federation; Nicolas Sklavos, Odysseas Koufopavlou, University of Patras, Greece

VLSI-L16.5: TWO FAST RSA IMPLEMENTATIONS USING HIGH-RADIX MONTGOMERY ALGORITHMII - 557

Soner Yesil, A. Neslin Ismailoglu, TÜBITAK-BILTEN, Turkey; Yusuf Cagatay Tekmen, Middle East technical University, Turkey; Murat Askar, Middle East Technical University, Turkey

VLSI-L17: I/O CIRCUITS

VLSI-L17.1: LOW COMPLEXITY DIGITAL PLL FOR INSTANT ACQUISITION CDRII - 561

Gordon Allan, John Knight, Carleton University, Canada

VLSI-L17.2: A TECHNIQUE TO DESKEW DIFFERENTIAL PCB TRACESII - 565

Amer Atrash, Georgia Institute of Technology, United States; Brian Butka, Integrated Device Technologies, United States

VLSI-L17.3: A NEW INTERPOLATED SYMBOL TIMING RECOVERY METHODII - 569

Xiong Liu, Alan N. Willson, Jr., University of California, Los Angeles, United States

VLSI-L17.4: A NEW SCHMITT TRIGGER CIRCUIT IN A 0.13 um 1/2.5 V CMOS PROCESS TO RECEIVE 3.3 V INPUT SIGNALSII - 573

Shih-Lun Chen, Ming-Dou Ker, National Chiao Tung University, Taiwan

VLSI-L17.5: DESIGN ON MIXED-VOLTAGE-TOLERANT I/O INTERFACE WITH NOVEL TRACKING CIRCUITS IN A 0.13-μM CMOS TECHNOLOGYII - 577

Che-Hao Chuang, Industrial Technology Research Institute, Taiwan; Ming-Dou Ker, National Chiao Tung University, Taiwan

VLSI-L18: FIELD PROGRAMMABLE AND RECONFIGURABLE

VLSI-L18.1: AUTONOMOUS MEMORY BLOCK FOR RECONFIGURABLE COMPUTINGII - 581

Wim J.C. Melis, Peter Y.K. Cheung, Wayne Luk, Imperial College London, United Kingdom

VLSI-L18.2: COMPACT HAMMING-COMPARATOR-BASED RANK ORDER FILTER FOR DIGITAL VLSI AND FPGA IMPLEMENTATIONSII - 585

Volnei Pedroni, CEFET-PR, Brazil

VLSI-L18.3: APPLICATION PERFORMANCE OF ELEMENTS IN A FLOATING-GATE FPAAII - 589
Tyson Hall, Christopher Twigg, Paul Hasler, David Anderson, Georgia Institute of Technology, United States

VLSI-L18.4: A NOVEL FPGA ARCHITECTURAL IMPLEMENTATION OF PIPELINED THINNING ALGORITHMII - 593
Pei-Yung Hsiao, Chun-Ho Hua, Chang Gung University, Taiwan; Chien-Chen Lin, National Taiwan Normal University, Taiwan

VLSI-L18.5: AN EFFICIENT FPGA IMPLEMENTATION OF ADVANCED ENCRYPTION STANDARD ALGORITHMII - 597
Shuenn-Shyang Wang, Wan-Sheng Ni, Tatung University, Taiwan

VLSI-L19: CLOCKING

VLSI-L19.1: EXPONENTIALLY TAPERED H-TREE CLOCK DISTRIBUTION NETWORKSII - 601
Magdy El-Moursy, Eby G. Friedman, University of Rochester, United States

VLSI-L19.2: A NEW MESOCHRONOUS CLOCKING SCHEME FOR SYNCHRONIZATION IN SOCII - 605
Behzad Mesgarzadeh, Christer Svensson, Atila Alvandpour, Linköping University, Sweden

VLSI-L19.3: THE IMPACT OF CLOCK GATING SCHEMES ON THE POWER DISSIPATION OF SYNTHESIZABLE REGISTER FILESII - 609
Matthias Mueller, Andreas Wortmann, Sven Simon, Hochschule Bremen, Germany; Michael Kugel, Tim Schoenauer, Infineon Technologies AG, Germany

VLSI-L19.4: LEAKAGE POWER REDUCTION FOR CLOCK GATING SCHEME ON PD-SOIII - 613
Kazuki Fukuoka, Masaaki Iijima, Kenji Hamada, Masahiro Numa, Kobe University, Japan; Akira Tada, Renesas Technology Corp., Japan

VLSI-L19.5: TIME BORROWING AND CLOCK SKEW SCHEDULING EFFECTS ON MULTI-PHASE LEVEL-SENSITIVE CIRCUITSII - 617
Baris Taskin, Ivan Kourtev, University of Pittsburgh, United States

VLSI-L20: MEMORY

VLSI-L20.1: A NEW DUAL PUMPING CIRCUIT WITHOUT BODY EFFECTS FOR LOW SUPPLY VOLTAGEII - 621
Ming-chih Hsieh, Zheng-hong Wang, Hongchin Lin, National Chung Hsing University, Taiwan; Yen-Tai Lin, eMemory Technology Inc., Taiwan

VLSI-L20.2: A FULLY SYMMETRICAL SENSE AMPLIFIER FOR NON-VOLATILE MEMORIESII - 625
Ferdinando Bedeschi, STMicroelectronics, Italy; Edoardo Bonizzoni, University of Pavia, Italy; Osama Khouri, Claudio Resta, STMicroelectronics, Italy; Guido Torelli, University of Pavia, Italy

VLSI-L20.3: STATIC DIVIDED WORD MATCHING LINE FOR LOW-POWER CONTENT ADDRESSABLE MEMORY DESIGNII - 629
Kuo-Hsing Cheng, National Central University, Taiwan; Chia-Hung Wei, Tamkang University, Taiwan; Shu-Yu Jiang, National Central University, Taiwan

VLSI-L20.4: LOW POWER DUAL MATCHLINE TERNARY CONTENT ADDRESSABLE MEMORYII - 633
Nitin Mohan, Manoj Sachdev, University of Waterloo, Canada

VLSI-L20.5: EFFICIENT HARDWARE IMPLEMENTATION OF A CRYPTO-MEMORY BASED ON AES ALGORITHM AND SRAM ARCHITECTUREII - 637
Anna Labbé, Annie Pérez, Jean-Michel Portal, L2MP-Polytech, France

VLSI-L21: CURRENT-MODE AND SENSING

VLSI-L21.1: POSITIVE-FEEDBACK SOURCE-COUPLED LOGIC: A DELAY MODELII - 641

Massimo Alioto, Ada Fort, Luca Pancioni, Santina Rocchi, Valerio Vignoli, University of Siena, Italy

**VLSI-L21.2: MULTI-GHZ ENERGY-EFFICIENT ASYNCHRONOUS PIPELINED CIRCUITSII - 645
IN MOS CURRENT MODE LOGIC**

Tin Wai Kwan, Maitham Shams, Carleton University, Canada

VLSI-L21.3: A NEW LEVEL RESTORATION CIRCUIT FOR MULTI-VALUED LOGICII - 649

Avni Morgul, Turgay Temel, Bogaziçi University, Turkey

**VLSI-L21.4: IMPLEMENTATION OF MCML UNIVERSAL LOGIC GATE FOR 10 GHz-RANGEII - 653
IN 0.13 μm CMOS TECHNOLOGY**

Shahnam Khabiri, Maitham Shams, Carleton University, Canada

**VLSI-L21.5: HIGH INPUT RANGE SENSE COMPARATOR FOR MULTILEVEL FLASHII - 657
MEMORIES**

Alessandro Cabrini, University of Pavia, Italy; Rino Micheloni, Osama Khouri, STMicroelectronics, Italy; Stefano Gregori, University of Texas, Dallas, United States; Guido Torelli, University of Pavia, Italy

VLSI-L22: FLIP-FLOPS

VLSI-L22.1: DUAL-EDGE TRIGGERED LEVEL CONVERTING FLIP-FLOPSII - 661

Hamid Mahmoodi-Meimand, Kaushik Roy, Purdue University, United States

**VLSI-L22.2: A NOVEL CMOS DOUBLE-EDGE TRIGGERED FLIP-FLOP FOR LOW-POWERII - 665
APPLICATIONS**

Yu-Yin Sung, Robert C. Chang, National Chung Hsing University, Taiwan

**VLSI-L22.3: CONTENTION REDUCED/CONDITIONAL DISCHARGE FLIP-FLOPS FORII - 669
LEVEL CONVERSION IN CVS SYSTEMS**

Peiyi Zhao, Golconda Pradeep Kumar, Magdy Bayoumi, University of Louisiana at Lafayette, United States

**VLSI-L22.4: AN EFFICIENT IMPLEMENTATION OF D-FLIP-FLOP USING THE GDIII - 673
TECHNIQUE**

Arkadiy Morgenshtein, Technion, Israel; Alexander Fish, Ben-Gurion University, Israel; Israel A. Wagner, IBM Research Laboratory, Israel

VLSI-L22.5: DATA-RETENTION FLIP-FLOPS FOR POWER-DOWN APPLICATIONSII - 677

Hamid Mahmoodi-Meimand, Kaushik Roy, Purdue University, United States

VLSI-L23: TEST, VERIFICATION AND SIGNAL PROCESSING

**VLSI-L23.1: MIXED RL-HUFFMAN ENCODING FOR POWER REDUCTION AND DATAII - 681
COMPRESSION IN SCAN TEST**

Mohammad Tehranipour, Mehrdad Nourani, University of Texas, Dallas, United States; Karim Arabi, PMC Sierra, Canada; Ali Afzali-Kusha, University of Tehran, Iran

**VLSI-L23.2: ASSERTION-BASED ON-LINE VERIFICATION AND DEBUG ENVIRONMENTII - 685
FOR COMPLEX HARDWARE SYSTEMS**

Kevin Peterson, Yvon Savaria, École Polytechnique de Montréal, Canada

VLSI-L23.3: LOW POWER PATTERN GENERATION FOR BIST ARCHITECTUREII - 689

Nisar Ahmed, Mohammad Tehranipour, Mehrdad Nourani, University of Texas, Dallas, United States

VLSI-L23.4: A DESIGN COMPLEXITY COMPARISON METHOD FOR LOOP-BASED SIGNAL PROCESSING ALGORITHMS: PARTICLE FILTERS	II - 693
<i>Sangjin Hong, Miodrag Bolic, Petar Djuric, State University of New York at Stony Brook, United States</i>	
VLSI-L23.5: AN EFFICIENT ARCHITECTURE FOR 1-D DISCRETE BIORTHOGONAL WAVELET TRANSFORM	II - 697
<i>Isa Servan Uzun, Abbes Amira, Ahmed Bouridane, Queen's University Belfast, United Kingdom</i>	
VLSI-L24: FREQUENCY SYNTHESIS, ESD	
VLSI-L24.1: LEAST SQUARES APPROXIMATION-BASED ROM-FREE DIRECT DIGITAL FREQUENCY SYNTHESIZER	II - 701
<i>Ching-Hua Wen, Huai-Yi Hsu, Hung Yang Ko, An-Yeu (Andy) Wu, National Taiwan University, Taiwan</i>	
VLSI-L24.2: A NOVEL DDS ARCHITECTURE USING NONLINEAR ROM ADDRESSING WITH IMPROVED COMPRESSION RATIO AND QUANTISATION NOISE	II - 705
<i>Malinky Ghosh, Lakshmi Chimakurthy, Foster Dai, Richard Jaeger, Auburn University, United States</i>	
VLSI-L24.3: QUADRATURE DIRECT DIGITAL FREQUENCY SYNTHESIS USING FINE-GRAIN ANGLE ROTATION	II - 709
<i>Sung-Won Lee, In-Cheol Park, KAIST, Republic of Korea</i>	
VLSI-L24.4: A CORDIC LIKE PROCESSOR FOR COMPUTATION OF ARCTANGENT AND ABSOLUTE MAGNITUDE OF A VECTOR	II - 713
<i>Koushik Maharatna, University of Bristol, United Kingdom; Alfonso Troya, Miloš Krstic, Eckhard Grass, Ulrich Jagdhold, IHP, Germany</i>	
VLSI-L24.5: ESD PROTECTION DESIGN FOR IC WITH POWER-DOWN-MODE OPERATION	II - 717
<i>Ming-Dou Ker, National Chiao Tung University, Taiwan; Kun-Hsien Lin, Industrial Technology Research Institute, Taiwan</i>	
VLSI-P1: LOW POWER DESIGN AND IMPLEMENTATION I	
VLSI-P1.1: DYNAMIC POWER OPTIMIZATION OF THE TRACE-BACK PROCESS FOR THE VITERBI ALGORITHM	II - 721
<i>Mihail Petrov, Tudor Murgan, Abdulfattah Obeid, Cristian Chitu, Peter Zipf, Darmstadt University of Technology, Germany; Jörg Brakensiek, Nokia Research Center, Germany; Manfred Glesner, Darmstadt University of Technology, Germany</i>	
VLSI-P1.2: LOW POWER IMPLEMENTATION OF POLYPHASE FILTERS IN QUADRATIC RESIDUE NUMBER SYSTEM	II - 725
<i>GianCarlo Cardarilli, Andrea Del Re, University of Rome Tor Vergata, Italy; Alberto Nannarelli, Technical University of Denmark, Denmark; Marco Re, University of Rome Tor Vergata, Italy</i>	
VLSI-P1.3: ULTRA LOW-VOLTAGE LOW-POWER EXPONENTIAL VOLTAGE-MODE CIRCUIT WITH TUNABLE OUTPUT RANGE	II - 729
<i>Quoc-Hoang Duong, Trung-Kien Nguyen, Sang-Gug Lee, Information and Communications University, Republic of Korea</i>	
VLSI-P1.4: GLITCHING POWER REDUCTION THROUGH SUPPLY VOLTAGE ADAPTATION MECHANISM FOR LOW POWER ARRAY STRUCTURE DESIGN	II - 733
<i>Sangjin Hong, Shu-Shin Chin, Magesh Sadasivam, State University of New York at Stony Brook, United States</i>	
VLSI-P1.5: IMPLEMENTATION OF A LOW POWER MOTION DETECTION CAMERA PROCESSOR USING A CMOS IMAGE SENSOR	II - 737
<i>Suh-Ho Lee, Seon-Wook Kim, Suki Kim, Korea University, Republic of Korea</i>	

VLSI-P2: LOW POWER DESIGN AND IMPLEMENTATION II

VLSI-P2.1: HIGH PERFORMANCE SENSE AMPLIFIER CIRCUIT FOR LOW POWER SRAM APPLICATIONSII - 741

Hwang-Cherng Chow, Shu-Hsien Chang, Chang Gung University, Taiwan

VLSI-P2.2: EVALUATION OF POWER CUT-OFF TECHNIQUES IN THE PRESENCE OF GATE LEAKAGEII - 745

Mindaugas Draždžiulis, Per Larsson-Edefors, Chalmers University of Technology, Sweden

VLSI-P2.3: CROSSTALK ENERGY REDUCTION BY TEMPORAL SHIELDINGII - 749

Sabino Salerno, Enrico Macii, Politecnico di Torino, Italy; Massimo Poncino, Università di Verona, Italy

VLSI-P2.4: A POWER-OPTIMIZED 64-BIT PRIORITY ENCODER UTILIZING PARALLEL PRIORITY LOOK-AHEADII - 753

Cheong Kun, Shaolei Quan, Andrew Mason, Michigan State University, United States

VLSI-P2.5: A MAXIMUM TOTAL LEAKAGE CURRENT ESTIMATION METHOD.....II - 757

Yongjun Xu, Chinese Academy of Sciences, China; Zuying Luo, Tsinghua University, China; Xiaowei Li, Chinese Academy of Sciences, China

VLSI-P3: VIDEO IP CORES

VLSI-P3.1: ARCHITECTURE DESIGN OF MDCT-BASED PSYCHOACOUSTIC MODEL CO-PROCESSOR IN MPEG ADVANCED AUDIO CODINGII - 761

Tsung-Han Tsai, National Central University, Taiwan; Shih-Way Huang, National Taiwan University, Taiwan; Yi-Wen Wang, National Central University, Taiwan

VLSI-P3.2: A LOW-POWER DCT IP CORE BASED ON 2D ALGEBRAIC INTEGER ENCODINGII - 765

Minyi Fu, University of Windsor, Canada; Graham Jullien, Vassil Dimitrov, University of Calgary, Canada; Majid Ahmadi, University of Windsor, Canada

VLSI-P3.3: A PARAMETERIZED POWER-AWARE IP CORE GENERATOR FOR THE 2-D 8x8 DCT/IDCTII - 769

Rei-Chin Ju, Jia-Wei Chen, Jiun-In Guo, Tien-Fu Chen, National Chung Cheng University, Taiwan

VLSI-P3.4: VLSI DESIGN OF DUAL-MODE VITERBI/TURBO DECODER FOR 3GPPII - 773

Kai Huang, Fan-Min Li, Pei-Ling Shen, An-Yeu (Andy) Wu, National Taiwan University, Taiwan

VLSI-P3.5: A COST-EFFECTIVE MPEG-4 SHAPE-ADAPTIVE DCT WITH AUTO-ALIGNED TRANSPOSE MEMORY ORGANIZATIONII - 777

Kun-Bin Lee, Hui-Cheng Hsu, Chein-Wei Jen, National Chiao Tung University, Taiwan

VLSI-P4: ARITHMETIC MODULE IMPLEMENTATION

VLSI-P4.1: A LOW-POWER 1.85 GHz 32-BIT CARRY LOOKAHEAD ADDER USING DUAL PATH ALL-N-LOGICII - 781

Ge Yang, University of California, Santa Cruz, United States; Seong-Ook Jung, T-RAM, United States; Kwang-Hyun Baek, Rockwell Scientific, United States; Soo Hwan Kim, Suki Kim, Korea University, Republic of Korea; Sung-Mo Kang, University of California, Santa Cruz, United States

VLSI-P4.2: GIGAHERTZ-RANGE MCML MULTIPLIER ARCHITECTURES.....II - 785

Venkat Srinivasan, Dong Ha, Jos Sulisty, Virginia Tech, United States

VLSI-P4.3: A PROGRAMMABLE BASE 2D-LNS MAC WITH SELF-GENERATED LOOK-UP TABLESII - 789

Wenjing Zhang, Graham Jullien, Vassil Dimitrov, University of Calgary, Canada

VLSI-P4.4: A DESIGN OF 4-OPERAND REDUNDANT BINARY PARALLEL ADDER USING NEURON MOSII - 793

Masahiro Sakamoto, Shuusaku Mizukami, Daisuke Hamano, Hisato Fujisaka, Hiroshima City University, Japan

VLSI-P4.5: A LOW POWER HIGH SPEED ACCUMULATOR FOR DDFS APPLICATIONSII - 797

Michael Chappell, Alistair McEwan, Oxford University, United Kingdom

VLSI-P5: VLSI ARCHITECTURES

VLSI-P5.1: REDUCED BINARY TREE FIR FILTERS.....II - 801

Artur Wróblewski, Marek Wróblewski, Christoph Saas, Josef A. Nossek, Munich University of Technology, Germany

VLSI-P5.2: PHASED TAG CACHE: AN EFFICIENT LOW POWER CACHE SYSTEM.....II - 805

Rui Min, Wenben Jone, Yiming Hu, University of Cincinnati, United States

VLSI-P5.3: MICROSYSTEM CONTROLLER FOR SENSOR NETWORK CONTROL AND DATA CORRECTIONII - 809

Prasanna Balasundaram, Kartik Vaidyanathan, Andrew Mason, Michigan State University, United States

VLSI-P5.4: A DYNAMIC TASK SCHEDULING ALGORITHM FOR BATTERY POWERED DVS SYSTEMSII - 813

Jameel Ahmed, Chaitali Chakrabarti, Arizona State University, United States

VLSI-P6: ARITHMETIC AND DSP IMPLEMENTATION

VLSI-P6.1: VLSI-EFFICIENT IMPLEMENTATION OF FULL ADDER-BASED MEDIAN FILTER.....II - 817

Adrian Burian, Jarmo Takala, Tampere University of Technology, Finland

VLSI-P6.2: STATIC FLOATING-POINT UNIT WITH IMPLICIT EXPONENT TRACKING FOR EMBEDDED DSPII - 821

Hung-Yueh Lin, Tay-Jyi Lin, Chie-Min Chao, Yen-Chin Liao, Chih-Wei Liu, Chein-Wei Jen, National Chiao Tung University, Taiwan

VLSI-P6.3: SAMPLED ANALOG ARCHITECTURE FOR DCT AND DSTII - 825

Ashis Kumar Mal, Arindam Basu, Anindya Sundar Dhar, Indian Institute of Technology, Kharagpur, India

VLSI-P6.4: B-SPLINE FACTORIZATION-BASED ARCHITECTURE FOR INVERSE DISCRETE WAVELET TRANSFORMII - 829

Chao-Tsung Huang, Po-Chih Tseng, Liang-Gee Chen, National Taiwan University, Taiwan

VLSI-P6.5: DESIGN OF AN EFFICIENT VARIABLE-LENGTH FFT PROCESSORII - 833

Chung-Ping Hung, Sau-Gee Chen, Kun-Lung Chen, National Chiao Tung University, Taiwan

VLSI-P7: ARITHMETIC AND CRYPTOGRAPHY

VLSI-P7.1: A NOVEL RADIX-4 BIT-LEVEL MODULAR MULTIPLIER FOR FAST RSA CRYPTOSYSTEMII - 837

Jin-Hua Hong, Bin-Yan Tsai, Liang-Te Lu, National University of Kaohsiung, Taiwan; Shao-Hui Shieh, National Tsing-Hua University, Taiwan

VLSI-P7.2: DESIGN OF RESIDUE-TO-BINARY CONVERTER FOR A NEW 5-MODULI SUPERSET RESIDUE NUMBER SYSTEMII - 841

Bin Cao, Thambipillai Srikanthan, Chip-Hong Chang, Nanyang Technological University, Singapore

VLSI-P7.3: AN ERROR PATTERN ROM COMPRESSION METHOD FOR CONTINUOUS DATAII - 845

Byung-Do Yang, Lee-Sup Kim, KAIST, Republic of Korea

VLSI-P7.4: GF(2K) MULTIPLIERS BASED ON MONTGOMERY MULTIPLICATION ALGORITHMII - 849

Apostolos Fournaris, Odysseas Koufopavlou, University of Patras, Greece

VLSI-P7.5: LOGICALLY REVERSIBLE ARITHMETIC CIRCUIT USING PASS-TRANSISTORII - 853

Takashi Hisakado, Hiroyoshi Iketo, Kohshi Okumura, Kyoto University, Japan

VLSI-P8: CIRCUIT DESIGN I

VLSI-P8.1: MAX AND MIN FUNCTIONS USING MULTIPLE-VALUED RECHARGED SEMI-FLOATING GATE CIRCUITSII - 857

Henning Gundersen, Yngvar Berg, University of Oslo, Norway

VLSI-P8.2: A NOVEL SERIAL MULTIPLIER USING FLOATING-GATE TRANSISTORSII - 861

Luis Fortino Cisneros Sinencio, INAOE, Mexico; Alejandro Díaz Sánchez, Instituto Tecnológico de Puebla, Mexico; Jaime Ramírez Angulo, New Mexico State University, United States

VLSI-P8.3: CMOS EXPONENTIAL CURRENT-TO-VOLTAGE CIRCUIT BASED ON NEWLY PROPOSED APPROXIMATION METHODII - 865

Quoc-Hoang Duong, Trung-Kien Nguyen, Sang-Gug Lee, Information and Communications University, Republic of Korea

VLSI-P8.4: DELAY ANALYSIS AND OPTIMAL BIASING FOR HIGH SPEED LOW POWER CURRENT MODE LOGIC CIRCUITSII - 869

Vasanth Kakani, Foster Dai, Richard Jaeger, Auburn University, United States

VLSI-P8.5: FAST AND PRECISE INTERCONNECT CAPACITIVE COUPLING NOISE MODELII - 873

Young Jun Lee, Yong-Bin Kim, Northeastern University, United States

VLSI-P9: FPGA AND PLA

VLSI-P9.1: A NOVEL SCHEME OF IMPLEMENTING HIGH SPEED AWGN COMMUNICATION CHANNEL EMULATORS IN FPGASII - 877

Yongquan Fan, Zeljko Zilic, McGill University, Canada

VLSI-P9.2: A HIGH PERFORMANCE LOW POWER DYNAMIC PLA WITH CONDITIONAL EVALUATION SCHEMEII - 881

Kwang-Il Oh, Lee-Sup Kim, KAIST, Republic of Korea

VLSI-P9.3: AN EMBEDDED FLEXIBLE CONTENT-ADDRESSABLE MEMORY CORE FOR INCLUSION IN A FIELD-PROGRAMMABLE GATE ARRAYII - 885

Steven J.E. Wilton, University of British Columbia, Canada; Christopher W. Jones, Greenville, SC, United States; Julien Lamoureux, University of British Columbia, Canada

VLSI-P9.4: A UNIFIED ARCHITECTURE OF MD5 AND RIPEMD-160 HASH ALGORITHMSII - 889

Chiu-Wah Ng, Tung-Sang Ng, Kun-Wah Yip, University of Hong Kong, Hong Kong SAR of China

VLSI-P9.5: WHIRLPOOL HASH FUNCTION: ARCHITECTURE AND VLSI IMPLEMENTATIONII - 893

Paris Kitsos, Odysseas Koufopavlou, University of Patras, Greece

VLSI-P10: IMAGE PROCESSING AND IMPLEMENTATION

VLSI-P10.1: AN ARCHITECTURE FOR FRACTAL IMAGE COMPRESSION USING QUAD-TREE MULTIRESOLUTIONII - 897

Alejandro Martínez-Ramírez, Alejandro Díaz Sánchez, INAOE, Mexico; Mónico Linares-Aranda, Instituto Nacional de Astrofísica, Óptica y Electrónica, Mexico; Javier Vega-Pineda, ITCh, Mexico

VLSI-P10.2: ON BOARD PROCESSOR DEVELOPMENT FOR NASA’S SPACEBONE IMAGING RADAR WITH VLSI SYSTEM-ON-CHIP TECHNOLOGY	II - 901
<i>Wai-Chi Fang, NASA’s Jet Propulsion Laboratory, United States; Michael Jin, NASA’s Jet Propulsion Lab, United States</i>	
VLSI-P10.3: LOW COST AND LATENCY EMBEDDED 3D GRAPHICS RECIPROCATION	II - 905
<i>Dan Crisu, Stamatis Vassiliadis, Sorin Cotofana, Delft University of Technology, Netherlands; Petri Liuha, Nokia Research Center, Finland</i>	
VLSI-P10.4: SYSTOLIC COUNTERS WITH UNIQUE ZERO STATE	II - 909
<i>Mircea Stan, University of Virginia, United States</i>	
VLSI-P10.5: SOBEL EDGE DETECTION PROCESSOR FOR A REAL-TIME VOLUME RENDERING SYSTEM	II - 913
<i>Natalia Kazakova, University of Alberta, Canada; Martin Margala, University of Rochester, United States; Nelson Durdle, University of Alberta, Canada</i>	
 VLSI-P11: CIRCUIT DESIGN II	
VLSI-P11.1: FORWARD BODY BIASED KEEPER FOR ENHANCED NOISE IMMUNITY IN DOMINO LOGIC CIRCUITS	II - 917
<i>Volkan Kursun, Eby G. Friedman, University of Rochester, United States</i>	
VLSI-P11.2: MODELING AND DESIGNING ENERGY-DELAY OPTIMIZED WIDE DOMINO CIRCUITS	II - 921
<i>Christine Kwong, Bhaskar Chatterjee, Manoj Sachdev, University of Waterloo, Canada</i>	
VLSI-P11.3: AN ALL-DIGITAL 50% DUTY-CYCLE CORRECTOR	II - 925
<i>Yi-Ming Wang, Jinn-Shyan Wang, Chung-Cheng University, Taiwan</i>	
VLSI-P11.4: DESIGN TECHNIQUES FOR PULSED STATIC CMOS	II - 929
<i>Kavitha Seshadri, Adrienne Pontarelli, Gauri Joglekar, Gerald Sobelman, University of Minnesota, United States</i>	
VLSI-P11.5: A PHASE-ADJUSTABLE NEGATIVE PHASE SHIFTER USING A SINGLE-SHOT LOCKING METHOD	II - 933
<i>Chua-Chin Wang, Ya-Hsin Hsueh, Sen-Fu Hong, National Sun Yat-Sen University, Taiwan; Rong-Sui Kao, VIA Technologies, Inc., Taiwan</i>	
 VLSI-P12: ARRAY ARCHITECTURE AND SOC	
VLSI-P12.1: VLSI ARCHITECTURE OF THE RECONFIGURABLE COMPUTING ENGINE FOR DIGITAL SIGNAL PROCESSING APPLICATIONS	II - 937
<i>Lien-Fei Chen, Yeong-Kang Lai, National Chung Hsing University, Taiwan</i>	
VLSI-P12.2: APPLICATION-SPECIFIC CONFIGURATION OF MULTITHREADED PROCESSOR ARCHITECTURE FOR EMBEDDED APPLICATIONS	II - 941
<i>Mary Kiemb, Kiyoun Choi, Seoul National University, Republic of Korea</i>	
VLSI-P12.3: RLC EFFECTS ON WORST-CASE SWITCHING PATTERN FOR ON-CHIP BUSES	II - 945
<i>Shang-Wei Tu, Jing-Yang Jou, National Chiao Tung University, Taiwan; Yao-Wen Chang, National Taiwan University, Taiwan</i>	
VLSI-P12.4: FAST RECONFIGURING MESH-CONNECTED VLSI ARRAYS	II - 949
<i>Jigang Wu, Thambipillai Srikanthan, Nanyang Technological University, Singapore</i>	

Volume III

CNN-L1: BIO-INSPIRED AND NEUROMORPHIC ARRAY COMPUTERS

CNN-L1.1: AN ANALOG CMOS CHIP IMPLEMENTING A CNN-BASED LOCOMOTION CONTROLLER FOR QUADRUPED WALKING ROBOTS III - 1

Kazuki Nakada, Hokkaido University, Japan; Tetsuya Asai, Hokkaido University, Japan; Yoshihito Amemiya, Hokkaido University, Japan

CNN-L1.2: A BIOMIMETIC VLSI ARCHITECTURE FOR SMALL TARGET TRACKING..... III - 5

Vivek Pant, Charles Higgins, University of Arizona, United States

CNN-L1.3: ANALOG INTEGRATED 2-D OPTICAL FLOW SENSOR WITH PROGRAMMABLE PIXELS III - 9

Alan Stocker, New York University, United States; Rodney J. Douglas, University of Zürich / ETH Zürich, Switzerland

CNN-L1.4: A MULTI-CHIP IMPLEMENTATION OF CORTICAL ORIENTATION HYPERCOLUMNS III - 13

Thomas Choi, Bertram Shi, Hong Kong University of Science and Technology, Hong Kong SAR of China; Kwabena Boahen, UPenn, United States

CNN-L1.5: AN ARTIFICIAL IMMUNE SYSTEM FOR VISUAL APPLICATIONS WITH CNN-UM III - 17

György Cserey, University of Notre Dame, United States; András Falus, Semmelweis University of Medicine, Hungary; Wolfgang Porod, University of Notre Dame, United States; Tamás Roska, Pázmány University, Hungary

CNN-L2: IMPLEMENTATION OF CNNs AND ARRAY COMPUTERS

CNN-L2.1: HIGH DENSITY VLSI IMPLEMENTATION OF A BIPOLAR CNN WITH REDUCED PROGRAMMABILITY III - 21

Ari Paasio, University of Turku, Finland; Jacek Flak, Mika Laiho, Kari Halonen, Helsinki University of Technology, Finland

CNN-L2.2: ON THE IMPLEMENTATION OF RTD BASED CNNs..... III - 25

Sing-Rong Li, Pinaki Mazumder, Leon O. Chua, University of Michigan, United States

CNN-L2.3: A SIMPLICIAL CNN ARCHITECTURE FOR ON-CHIP IMAGE PROCESSING III - 29

Pablo Sergio Mandolesi, Pedro Julian, Universidad Nacional del Sur, Argentina; Andreas G. Andreou, Johns Hopkins University, United States

CNN-L2.4: EFFICIENT HARDWARE-ORIENTED CELLULAR ACTIVE CONTOURS III - 33

David L. Vilariño, University of Santiago de Compostela, Spain; Csaba Rekeczky, Hungarian Academy of Sciences, Hungary

CNN-L2.5: HIGH-LEVEL DESIGN ENVIRONMENT FOR MASSIVE PARALLEL VLSI-IMPLEMENTATIONS OF STATISTICAL SIGNAL- AND IMAGE PROCESSING MODELS III - 37

Stephan Stilkerich, Imperial College, Germany; Joachim K. Anlauf, University of Bonn, Germany

CNN-L3: COMPLEX SPATIO-TEMPORAL DYNAMICS IN MULTI-LAYER CNNs

CNN-L3.1: RICH DYNAMICS IN WEAKLY-COUPLED FULL-RANGE CELLULAR NEURAL NETWORKS III - 41

Mauro Di Marco, Mauro Forti, Università di Siena, Italy; Alberto Tesi, Università di Firenze, Italy

CNN-L3.2: ARRAYS OF SWITCHED CHUA'S CIRCUITS III - 45

Riccardo Caponetto, Luigi Fortuna, Mattia Frasca, Sebastiano Guzzardi, University of Catania, Italy; Alessandro Rizzo, Politecnico di Bari, Italy

CNN-L3.3: INVESTIGATION OF PHASE-WAVE PROPAGATION PHENOMENA IN SECOND ORDER CNN ARRAYS	III - 49
<i>Zonghuang Yang, Kazuya Tsuruta, Yoshifumi Nishio, Tokushima University, Japan; Akio Ushida, Tokushima Bunri University, Japan</i>	
CNN-L3.4: PATTERN FORMATION ON THE PROTOTYPE COMPLEX-CELL CNN-UM CHIP (CACE1K)	III - 53
<i>Dávid Bálya, Hungarian Academy of Sciences, Hungary; István Petrás, Csaba Rekeczky, AnaLogic and Neural Computing Systems Laboratory, Hungary</i>	
CNN-L3.5: A 32 x 32 FOUR LAYER REACTION-DIFFUSION CNN CHIP	III - 57
<i>Bertram Shi, Tao Luo, Hong Kong University of Science and Technology, Hong Kong SAR of China</i>	
 CNN-L4: ANALYSIS AND APPLICATIONS OF CNNs	
CNN-L4.1: ANALYSIS AND DESIGN OF CELLULAR NEURAL NETWORKS	III - 61
<i>Fernando Corinto, Marco Gilli, Pier Paolo Civalleri, Politecnico di Torino, Italy</i>	
CNN-L4.2: A UNIFYING PROOF OF GLOBAL ASYMPTOTICAL STABILITY OF NEURAL NETWORKS WITH DELAY	III - 65
<i>Chai Wah Wu, IBM T. J. Watson Research Center, United States; Ying Sue Huang, Pace University, United States</i>	
CNN-L4.3: REGULAR SMALL-WORLD CELLULAR NEURAL NETWORKS: KEY PROPERTIES AND EXPERIMENTS	III - 69
<i>Gergely Tímár, Dávid Bálya, Hungarian Academy of Sciences, Hungary</i>	
CNN-L4.4: FINGERPRINT FEATURE MATCHING USING CNNs	III - 73
<i>Qun Gao, EMPA, Switzerland; George S. Moschytz, ETH Zurich, Switzerland, Switzerland</i>	
CNN-L4.5: CNN-BASED REAL-TIME VIDEO DETECTION OF PLASMA INSTABILITY IN NUCLEAR FUSION APPLICATIONS	III - 77
<i>Paolo Arena, Adriano Basile, Luigi Fortuna, University of Catania, Italy; Giuseppe Mazzitelli, Associazione Euratom-ENEA sulla Fusione, Italy; Alessandro Rizzo, Politecnico di Bari, Italy; Maria Zammataro, University of Catania, Italy</i>	
 CNN-P1: CIRCUIT DESIGN FOR ARRAY COMPUTERS	
CNN-P1.1: A GRAY-CODE CURRENT-MODE ADC FOR MIXED-MODE CELLULAR COMPUTER	III - 81
<i>Laura Vesalainen, Jonne Poikonen, Mikko Pänkäälä, Ari Paasio, University of Turku, Finland</i>	
CNN-P1.3: AN ON-OFF TEMPORAL FILTER CIRCUIT FOR VISUAL MOTION ANALYSIS	III - 85
<i>Bertram Shi, Eric Tsang, Philip Au, Hong Kong University of Science and Technology, Hong Kong SAR of China</i>	
CNN-P1.4: DESIGN OF A PIXEL ARRAY CIRCUIT FOR THINNING PROCESS	III - 89
<i>Chunyan Wang, Kuo-Ting Wu, Concordia University, Canada</i>	
CNN-P1.5: IMPROVED CELL CORE FOR A MIXED-MODE POLYNOMIAL CNN	III - 93
<i>Mika Laiho, Helsinki University of Technology / University of Turku, Finland; Ari Paasio, University of Turku, Finland; Kari Halonen, Helsinki University of Technology, Finland</i>	
 CNN-P2: APPLICATIONS OF CELLULAR NEURAL NETWORKS AND ARRAY COMPUTERS	
CNN-P2.1: VERY HIGH SPEED VITERBI DECODER WITH CIRCULARLY CONNECTED ANALOG CNN CELL ARRAY	III - 97
<i>Hyongsuk Kim, Hongrak Son, Chonbuk National University, Republic of Korea; Tamás Roska, Hungarian Academy of Sciences, Hungary; Leon Chua, University of California, Berkeley, United States</i>	

CNN-P2.2: LOSSLESS IMAGE CODING BASED ON LIFTING WAVELET USING DISCRETE-TIME CELLULAR NEURAL NETWORK WITH MULTI-TEMPLATES	III - 101
<i>Hisashi Aomori, Tsuyoshi Otake, Sophia University, Japan; Nobuaki Takahashi, IBM Japan, Ltd., Japan; Mamoru Tanaka, Sophia University, Japan</i>	
CNN-P2.3: DESIGN METHOD FOR ORIENTATION-SELECTIVE CNN FILTERS	III - 105
<i>Radu Matei, Technical University of Iasi, Romania</i>	
CNN-P2.4: A NEW MAXNET	III - 109
<i>Yi C. Chang, National Chung Cheng University / Wu-Feng Institute of Technology, Taiwan; Sung-Nien Yu, National Chung Cheng University, Taiwan; Chung J. Kuo, Delta Electronics, Inc., Taiwan</i>	
CNN-P2.5: JOINT ESTIMATION OF DOA AND ANGULAR SPREAD USING POLARIMETRIC COMPLEX MUSIC	III - 113
<i>Thanat Sooknuan, Raungrong Suleesathira, King Mongkut's University of Technology Thonburi, Thailand</i>	
 DSP-L1: FIR DIGITAL FILTERS	
DSP-L1.1: MINIMAX DESIGN OF FIR FILTERS WITH LOW GROUP DELAY USING ENHANCED SEQUENTIAL QUADRATIC PROGRAMMING	III - 117
<i>Wu-Sheng Lu, University of Victoria, Canada</i>	
DSP-L1.2: CONSTRAINED EIGENFILTER DESIGN	III - 121
<i>Ying-Man Law, Chi-Wah Kok, Hong Kong University of Science and Technology, Hong Kong SAR of China</i>	
DSP-L1.3: ON THE DESIGN OF REAL AND COMPLEX FIR FILTERS WITH FLATNESS AND PEAK ERROR CONSTRAINTS USING SEMIDEFINITE PROGRAMMING	III - 125
<i>S. C. Chan, K. M. Tsui, University of Hong Kong, Hong Kong SAR of China</i>	
DSP-L1.4: MTH-BAND LINEAR-PHASE FIR FILTER INTERPOLATORS AND DECIMATORS UTILIZING THE FARROW STRUCTURE	III - 129
<i>Håkan Johansson, Oscar Gustafsson, Linköping University, Sweden</i>	
DSP-L1.5: ON OPTIMAL IFIR FILTER DESIGN	III - 133
<i>Alireza Mehrnia, Alan N. Willson, Jr., University of California, Los Angeles, United States</i>	
 DSP-L2: IIR DIGITAL FILTERS	
DSP-L2.1: MINIMIZATION OF L2-SENSITIVITY FOR STATE-SPACE DIGITAL FILTERS SUBJECT TO L2-SCALING CONSTRAINTS	III - 137
<i>Takao Hinamoto, Hiroaki Ohnishi, Hiroshima University, Japan; Wu-Sheng Lu, University of Victoria, Canada</i>	
DSP-L2.2: JOINT OPTIMIZATION OF ERROR FEEDBACK AND COORDINATE TRANSFORMATION FOR ROUND-OFF NOISE MINIMIZATION IN 2-D STATE-SPACE DIGITAL FILTERS	III - 141
<i>Takao Hinamoto, Hiroaki Ohnishi, Hiroshima University, Japan; Wu-Sheng Lu, University of Victoria, Canada</i>	
DSP-L2.3: DESIGN OF MAXIMALLY FLAT GROUP DELAY FILTERS	III - 145
<i>Alfonso Fernandez-Vazquez, Gordana Jovanovic-Dolecek, INAOE, Mexico</i>	
DSP-L2.4: A SEMI-DEFINITE PROGRAMMING (SDP) METHOD FOR DESIGNING IIR SHARP CUT-OFF DIGITAL FILTERS USING FREQUENCY-RESPONSE MASKING	III - 149
<i>H. H. Chen, S. C. Chan, K. L. Ho, University of Hong Kong, China</i>	
DSP-L2.5: AN ALGORITHM FOR THE OPTIMIZATION OF ADJUSTABLE FRACTIONAL-DELAY ALL-PASS FILTERS	III - 153
<i>Juha Yli-Kaakinen, Tapio Saramäki, Tampere University of Technology, Finland</i>	

DSP-L3: DIGITAL FILTERS

DSP-L3.1: FPGA-BASED 3D MEDIAN FILTERING USING WORD-PARALLEL SYSTOLIC ARRAYS III - 157

Carlos Castro-Pareja, Jogikal Jagadeesh, Sharmila Venugopal, The Ohio State University, United States; Raj Shekhar, The Cleveland Clinic Foundation, United States

DSP-L3.2: A SHIFTED PERMUTED DIFFERENCE COEFFICIENT METHOD III - 161

Henrik Ohlsson, Oscar Gustafsson, Lars Wanhammar, Linköping University, Sweden

DSP-L3.3: USING ALL SIGNED-DIGIT REPRESENTATIONS TO DESIGN SINGLE INTEGER MULTIPLIERS USING SUBEXPRESSION ELIMINATION III - 165

Andrew G. Dempster, University of Westminster, United Kingdom; Malcolm Macleod, QinetiQ Ltd, United Kingdom

DSP-L3.4: DIGITAL FILTER DESIGN USING SUBEXPRESSION ELIMINATION AND ALL SIGNED-DIGIT REPRESENTATIONS III - 169

Andrew G. Dempster, University of Westminster, United Kingdom; Malcolm Macleod, QinetiQ Ltd, United Kingdom

DSP-L3.5: ON THE DESIGN OF IIR BANDPASS FILTERS WITH AN ADJUSTABLE BANDWIDTH AND CENTRE FREQUENCY III - 173

Håkan Johansson, Linköping University, Sweden

DSP-L4: DIGITAL FILTER BANKS

DSP-L4.1: ON COMPLETION OF M-CHANNEL PERFECT RECONSTRUCTION FILTER BANKS WITH PRESCRIBED ADMISSIBLE FIR SCALING FILTER III - 177

Ying-Jui Chen, Kevin Amaratunga, Massachusetts Institute of Technology, United States

DSP-L4.2: A 3D POLYPHASE-DFT CONE FILTER BANK FOR BROAD BAND PLANE WAVE FILTERING III - 181

Leonard Bruton, University of Calgary, Canada

DSP-L4.3: CHARACTERIZATION OF REGULAR LINEAR-PHASE PARAUNITARY FILTER BANKS USING DYADIC-BASED STRUCTURES III - 185

Kevin Amaratunga, Ying-Jui Chen, Massachusetts Institute of Technology, United States; Soontorn Oraintara, University of Texas, Arlington, United States

DSP-L4.4: TIME-DOMAIN CONSTRAINTS FOR THE DESIGN OF FRM-BASED COSINE-MODULATED AND MODIFIED DFT FILTER BANKS WITH LARGE NUMBER OF BANDS AND ZERO INTERSYMBOL INTERFERENCE III - 189

Miguel Furtado, Paulo Diniz, Sergio Netto, Federal University of Rio de Janeiro, Brazil; Tapio Saramäki, Tampere University of Technology, Finland

DSP-L4.5: M-CHANNEL LIFTING STRUCTURE FOR UNIMODULAR FILTER BANK..... III - 193

Rohit Kumar, University of Texas, Arlington, United States; Ying-Jui Chen, Massachusetts Institute of Technology, United States; Soontorn Oraintara, University of Texas, Arlington, United States; Kevin Amaratunga, Massachusetts Institute of Technology, United States

DSP-L5: DIGITAL SIGNAL PROCESSING APPLICATIONS I

DSP-L5.1: ACTIVE ARRAY BEAMFORMING USING THE FREQUENCY-RESPONSE MASKING TECHNIQUE III - 197

Yongzhi Liu, Zhiping Lin, Nanyang Technological University, Singapore

DSP-L5.2: AUDIO WATERMARKING USING TIME-FREQUENCY COMPRESSION EXPANSION III - 201

Say Wei Foo, Shuet Mun Ho, Ling Mei Ng, Nanyang Technological University, Singapore

DSP-L5.3: AN EQUATION ERROR APPROACH FOR THE DESIGN OF DIGITAL IIR COMPENSATION FILTERS IN IQ MODULATOR	III - 205
<i>Anthony Lim, Victor Sreeram, Guo-Qing Wang, University of Western Australia, Australia</i>	
DSP-L5.4: FULL PARALLEL PROCESS FOR MULTIDIMENSIONAL WAVE DIGITAL FILTERING VIA MULTIDIMENSIONAL RETIMING TECHNIQUE	III - 209
<i>Chien-Hsun Tseng, Stuart Lawson, University of Warwick, United Kingdom</i>	
DSP-L5.5: MULTIDIMENSIONAL WAVE DIGITAL FILTERING APPROACH FOR NUMERICAL INTEGRATION OF NON-LINEAR SHALLOW WATER EQUATIONS	III - 213
<i>Chien-Hsun Tseng, Stuart Lawson, University of Warwick, United Kingdom</i>	
 DSP-L6: DIGITAL SIGNAL PROCESSING APPLICATIONS II	
DSP-L6.1: A HIGH-SPEED LOW-LATENCY DIGIT-SERIAL HYBRID ADDER.....	III - 217
<i>Krister Landernäs, Johnny Holmberg, Mälardalen University, Sweden; Mark Vesterbacka, Linköping University, Sweden</i>	
DSP-L6.2: RECONSTRUCTION OF NON-UNIFORMLY SAMPLED SIGNAL USING TRANPOSED FARROW STRUCTURE	III - 221
<i>Djordje Babic, Markku Renfors, Tampere University of Technology, Finland</i>	
DSP-L6.3: DIRECT VERSUS ITERATIVE METHODS FOR FIXED-POINT IMPLEMENTATION OF MATRIX INVERSION	III - 225
<i>Mikko Ylinen, Adrian Burian, Jarmo Takala, Tampere University of Technology, Finland</i>	
DSP-L6.4: A NEW SEGMENTATION TECHNIQUE FOR NOISY MULTI-COMPONENT SIGNALS USING WAVELET TRANSFORM	III - 229
<i>Farook Sattar, Nanyang Technological University, Singapore; Rajamani Doraiswami, University of New Brunswick, Canada; Moe Pwint, Nanyang Technological University, Singapore</i>	
DSP-L6.5: A NOVEL COMBINED FIRST AND SECOND ORDER LAGRANGE INTERPOLATION SAMPLING PROCESS FOR A DIGITAL CLASS D AMPLIFIER	III - 233
<i>Victor Adrian, Bah-Hwee Gwee, Joseph Sylvester Chang, Nanyang Technological University, Singapore</i>	
 DSP-L7: MULTIDIMENSIONAL SIGNAL PROCESSING I	
DSP-L7.1: COMPUTING THE TRANSFER FUNCTION FOR SECOND-ORDER 2D SYSTEMS	III - 237
<i>George Antoniou, Marinos Michael, Montclair State University, United States</i>	
DSP-L7.2: 2D QUATERNION FOURIER SPECTRAL ANALYSIS AND ITS APPLICATIONS.....	III - 241
<i>Ja-Han Chang, Soo-Chang Pei, Jian-Jiun Ding, National Taiwan University, Taiwan</i>	
DSP-L7.3: AN APPROACH TO AUTOMATIC GENERATION OF WAVE DIGITAL STRUCTURES FROM PDES	III - 245
<i>Michael Vollmer, Ruhr-Universität Bochum, Germany</i>	
DSP-L7.4: MINIMIZATION OF L2-SENSITIVITY FOR 2-D STATE-SPACE DIGITAL FILTERS SUBJECT TO L2-SCALING CONSTRAINTS	III - 249
<i>Takao Hinamoto, Hiroaki Ohnishi, Hiroshima University, Japan; Wu-Sheng Lu, University of Victoria, Canada</i>	
DSP-L7.5: BAYER PATTERN BASED DIGITAL ZOOMING APPROACH.....	III - 253
<i>Rastislav Lukac, Konstantinos N. Plataniotis, University of Toronto, Canada</i>	

DSP-L8: ADAPTIVE SIGNAL PROCESSING I

DSP-L8.1: SUBBAND ADAPTIVE FILTERING WITH CRITICAL SAMPLING USING THE DATA III - 257 SELECTIVE AFFINE PROJECTION ALGORITHM

Rogério Guedes Alves, Clarity Technologies Inc., United States; Jose Antonio Apolinário Jr., Instituto Militar de Engenharia, Brazil; Mariane Petraglia, Federal University of Rio de Janeiro, Brazil

DSP-L8.2: TRACKING PERFORMANCE OF AN FDLMS NEAR-END CROSSTALK CANCELLER III - 261 FOR xDSL SYSTEMS

Rajeev Nongpiur, Dale Shpak, Andreas Antoniou, University of Victoria, Canada

DSP-L8.3: AN ADAPTIVE BUTLER-CANTONI BASED TIME DELAY ESTIMATION (ABCTDE) III - 265 METHOD - IIR WHITENING FILTERING APPROACH

Jonah Gamba, Yusuke Tsuda, Tetsuya Shimamura, Saitama University, Japan

DSP-L8.4: MSE ANALYSIS OF AN ALLPASS FILTER-BASED ADAPTIVE IIR NOTCH FILTER III - 269 WITH A NORMALIZED ALGORITHM

Aloys Mvuma, Hiroshima University, Japan; Shotaro Nishimura, Shimane University, Japan; Takao Hinamoto, Hiroshima University, Japan

DSP-L8.5: ROBUST ADAPTIVE BEAMFORMING FOR LARGE STEERING ANGLE ERROR III - 273

Changzheng Ma, Zhongyuan Institute of Technology, China; Boon Poh Ng, Haoji Bao, Xuebin Yang, Nanyang Technological University, Singapore

DSP-L9: MULTIDIMENSIONAL SIGNAL PROCESSING II

DSP-L9.1: DESIGN OF MULTIDIMENSIONAL FILTER BANKS USING GRÄ-BNER BASES: A III - 277 SURVEY

Zhiping Lin, Nanyang Technological University, Singapore; Li Xu, Akita Prefectural University, Japan; Qinghe Wu, Beijing Institute of Technology, China

DSP-L9.2: A DIRECTIONAL DECOMPOSITION: THEORY, DESIGN AND IMPLEMENTATION III - 281

Truong T. Nguyen, Soontorn Oraintara, University of Texas, Arlington, United States

DSP-L9.3: EFFICIENT OUTPUT-PRUNING OF THE 2-D FFT ALGORITHM..... III - 285

Saad Bouguezel, M. Omair Ahmad, M. N. S. Swamy, Concordia University, Canada

DSP-L9.4: REDUCED-ORDER REALIZATION OF FORNASINI-MARCHESINI MODEL FOR 2D III - 289 SYSTEMS

Li Xu, Akita Prefectural University, Japan; Liankui Wu, Qinghe Wu, Beijing Institute of Technology, China; Zhiping Lin, Nanyang Technological University, Singapore; Yegui Xiao, Hiroshima Prefectural Women's University, Japan

DSP-L9.5: IMMITTANCE AND TELEPOLATION-BASED PROCEDURES TO TEST STABILITY III - 293 OF CONTINUOUS-DISCRETE BIVARIATE POLYNOMIALS

Yuval Bistriz, Tel Aviv University, Israel

DSP-L10: ADAPTIVE SIGNAL PROCESSING II

DSP-L10.1: EFFICIENT ADAPTIVE VOLTERRA FILTERS FOR ACTIVE NONLINEAR NOISE III - 297 CONTROL WITH A LINEAR SECONDARY-PATH

Dayong Zhou, Victor DeBrunner, University of Oklahoma, United States

DSP-L10.2: A CONVERGENCE MODEL FOR A CORDIC-BASED ARMA LATTICE FILTER III - 301

Shin'ichi Shiraiishi, Miki Haseyama, Hideo Kitajima, Hokkaido University, Japan

DSP-L10.3: TRACKING OF LINEAR TIME VARYING SYSTEMS BY STATE-SPACE III - 305 RECURSIVE LEAST-SQUARES

Mohammad Malik, Hafsa Qureshi, Rashid Bhatti, National University of Sciences and Technology, Pakistan

DSP-L10.4: A NEW APPROACH FOR COMPUTING CANONICAL CORRELATIONS AND COORDINATES III - 309

Mohammed Hasan, University of Minnesota, Duluth, United States

DSP-L10.5: FAST ADAPTIVE IDENTIFICATION OF AUTOREGRESSIVE SIGNALS SUBJECT TO NOISE III - 313

Wei Xing Zheng, University of Western Sydney, Australia

DSP-L11: DIGITAL SIGNAL PROCESSING

DSP-L11.1: A HARDWARE EFFICIENT IMPLEMENTATION OF AN ADAPTIVE SUBSAMPLE DELAY ESTIMATOR III - 317

Douglas Maskell, National Taiwan University, Singapore; Graham Woods, Andrew Kerans, JCU, Australia

DSP-L11.2: DISCRETE PDF ESTIMATION IN THE PRESENCE OF NOISE III - 321

Byung-Jun Yoon, Palghat P. Vaidyanathan, California Institute of Technology, United States

DSP-L11.3: ITERATIVE ALGORITHM FOR THE DESIGN OF OPTIMAL FIR ANALYSIS/SYNTHESIS FILTERS FOR OVERDECIMATED FILTER BANKS III - 325

Andre Tkacenko, Palghat P. Vaidyanathan, California Institute of Technology, United States

DSP-L11.4: BEAMPATTERN SYNTHESIS FOR CONCENTRIC CIRCULAR RING ARRAY USING MMSE DESIGN III - 329

Yunhong Li, Dominic K. C. Ho, University of Missouri-Columbia, United States; Chiman Kwan, Intelligent Automation Inc., United States

DSP-L11.5: ROBUST LOCAL POLYNOMIAL REGRESSION USING M-ESTIMATOR WITH ADAPTIVE BANDWIDTH III - 333

S. C. Chan, Zhiguo Zhang, University of Hong Kong, Hong Kong SAR of China

DSP-L12: DIGITAL SIGNAL PROCESSING FOR COMMUNICATIONS I

DSP-L12.1: AN INTER-CARRIER INTERFERENCE SUPPRESSION SCHEME FOR OFDM SYSTEMS IN TIME-VARYING FADING CHANNELS III - 337

Shaoping Chen, South-Central University for Nationalities / Huazhong University of Science and Technology, China; Tianren Yao, Huazhong University of Science and Technology, China

DSP-L12.2: A TWO-DIMENSIONAL DOA ESTIMATION ALGORITHM FOR CDMA SYSTEM WITH PLANE ANTENNA ARRAY III - 341

Wei Yang, Shiming Li, Zhenhui Tan, Northern Jiaotong University, China

DSP-L12.3: A CROSSCORRELATION PREDISTORTER USING MEMORY POLYNOMIALS III - 345

André Kokkeler, University of Twente, Netherlands

DSP-L12.4: A FREQUENCY DOMAIN APPROACH FOR BLIND IDENTIFICATION WITH FILTER BANK PRECODERS III - 349

Palghat P. Vaidyanathan, Bojan Vrcelj, California Institute of Technology, United States

DSP-L12.5: IMPULSIVE NOISE REDUCTION IN DSL USING A NONLINEAR TEQ III - 353

Fernando Gregorio, Jose Figueroa, Juan Cousseau, Universidad Nacional del Sur, Argentina

DSP-L13: IMPLEMENTATION OF DSP ALGORITHMS

DSP-L13.1: HIGH-SPEED AREA-EFFICIENT RECURSIVE DFT/IDFT ARCHITECTURES III - 357

Lan-Da Van, Chih-Chyau Yang, National Chip Implementation Center (CIC), Taiwan

DSP-L13.2: HARDWARE EFFICIENT FAST PARALLEL FIR FILTER STRUCTURES BASED ON ITERATED SHORT CONVOLUTION III - 361

Chao Cheng, VIA Technologies (China), Ltd., China; Keshab K. Parhi, University of Minnesota, United States

DSP-L13.3: 2D-DCT ON FPGA BY POLYNOMIAL TRANSFORMATION IN TWO-DIMENSIONS III - 365

Arturo Méndez Patiño, Instituto Tecnológico de Morelia, Mexico; Marcos Martínez Peiró, Francisco Ballester, Guillermo Payá, Universidad Politécnica de Valencia, Spain

DSP-L13.4: ACCELERATING MUSIC METHOD ON RECONFIGURABLE HARDWARE FOR SOURCE LOCALISATION III - 369

Aziz Ahmedsaid, Abbes Amira, Ahmed Bouridane, Queen's University Belfast, United Kingdom

DSP-L13.5: A PERTURBATION THEORY ON STATISTICAL QUANTIZATION EFFECTS IN FIXED-POINT DSP WITH NON-STATIONARY INPUTS III - 373

Changchun Shi, Robert W. Brodersen, University of California, Berkeley, United States

DSP-L14: DIGITAL SIGNAL PROCESSING FOR COMMUNICATIONS II

DSP-L14.1: THE PERFORMANCE AND ROBUST IMPLEMENTATION OF A BLIND CMOE RECEIVER FOR MC-CDMA SYSTEMS III - 377

Hui Cheng, S. C. Chan, University of Hong Kong, China

DSP-L14.2: A SUBSPACE MULTIUSER BEAMFORMING ALGORITHM FOR DOWNLINK IN MOBILE COMMUNICATION SYSTEMS III - 381

Nanyan Wang, Panajotis Agathoklis, Andreas Antoniou, University of Victoria, Canada

DSP-L14.3: IMPLEMENTATION OF A ZERO-FORCING RESIDUE EQUALIZER USING A LAGUERRE FILTER ARCHITECTURE III - 385

Saman Abeysekera, Nanyang Technological University, Singapore

DSP-L14.4: SPURS MODELING IN DIRECT DIGITAL PERIOD SYNTHESIZERS RELATED TO PHASE ACCUMULATOR TRUNCATION III - 389

Badre Izouggaghen, Abdelhakim Khouas, Yvon Savaria, École Polytechnique de Montréal, Canada

DSP-L14.5: JOINTLY MINIMUM SER TRANSMITTER AND RECEIVER FIR MIMO FILTERS FOR QAM SIGNALLING III - 393

Are Hjørungnes, University of Oslo, Norway

DSP-L15: DISCRETE-TIME TRANSFORMS AND WAVELETS

DSP-L15.1: QUANTUM CIRCUIT DESIGN OF 8x8 DISCRETE HARTLEY TRANSFORM III - 397

Chien-Cheng Tseng, Tsung-Ming Hwang, National Kaohsiung First University of Science and Technology, Taiwan

DSP-L15.2: ERROR ANALYSIS AND COMPLEXITY OPTIMIZATION FOR THE MULTIPLIER-LESS FFT-LIKE TRANSFORMATION (ML-FFT) III - 401

K. M. Tsui, S. C. Chan, K. W. Tse, University of Hong Kong, Hong Kong SAR of China

DSP-L15.3: CONDENSED RECURSIVE STRUCTURES FOR COMPUTING MULTI-DIMENSIONAL DCT WITH ARBITRARY LENGTH III - 405

Che-Hong Chen, Bin-Da Liu, Jar-Ferr Yang, National Cheng Kung University, Taiwan

DSP-L15.4: A RATIONAL SUBDIVISION SCHEME USING COSINE-MODULATED WAVELETS III - 409

S. C. Chan, Xuemei Xie, University of Hong Kong, Hong Kong SAR of China

DSP-L15.5: A NOVEL PREFILTER DESIGN FOR HIGHER MULTIPLICITY DISCRETE MULTI-WAVELET TRANSFORMS III - 413

Tai-Chiu Hsung, Daniel Pak-Kong Lun, The Hong Kong Polytechnic University, Hong Kong SAR of China

DSP-L16: AUDIO AND SPEECH PROCESSING I

DSP-L16.1: SCALABLE ARCHITECTURE FOR WORD HMM-BASED SPEECH RECOGNITION III - 417

Shingo Yoshizawa, Naoya Wada, Noboru Hayasaka, Yoshikazu Miyanaga, Hokkaido University, Japan

DSP-L16.2: AN AUDIO SIGNAL SCALING TECHNIQUE USING HARMONIC GROUPING AND SHIFTING III - 421

Saman Abeysekera, Nanyang Technological University, Singapore; Kabi Padhi, Javed Absar, Sapna George, ST Microelectronics Pte. Ltd., Singapore

DSP-L16.3: NOISE-ROBUST AUTOMATIC SPEECH RECOGNITION USING MAINLOBE-RESILIENT TIME-FREQUENCY QUANTILE-BASED NOISE ESTIMATION III - 425

Siu Wa Lee, Pak-Chung Ching, Tan Lee, The Chinese University of Hong Kong, Hong Kong SAR of China

DSP-L16.4: SPEECH PITCH DETECTION IN NOISY ENVIRONMENT USING MULTI-RATE ADAPTIVE LOSSLESS FIR FILTERS III - 429

Dong-Yan Huang, Weisi Lin, Susanto Rahardja, Institute for Infocomm Research, Singapore

DSP-L16.5: ADAPTIVE MICROPHONE ARRAY WITH NOISE STATISTICS UPDATES III - 433

Hai Quang Dam, Siow Yong Low, Sven Nordholm, Hai Huyen Dam, WATRI, Australia

DSP-L17: DETECTION AND ESTIMATION

DSP-L17.1: SIGNAL DETECTION BASED ON PATTERN CLASSIFICATION FOR USE IN WIRELESS CPFSK RECEIVERS III - 437

Dieter Brückmann, University of Wuppertal, Germany; André Neubauer, Infineon Technologies AG, Germany

DSP-L17.2: ITERATIVE MAP MULTI-USER DETECTION OF SYNCHRONOUS CDMA WITH CHANNEL DISTORTION III - 441

Shannon Blunt, Naval Research Laboratory, United States; Dominic K. C. Ho, University of Missouri-Columbia, United States

DSP-L17.3: A NOVEL WIDEBAND DOA ESTIMATION TECHNIQUE BASED ON HARMONIC SOURCE MODEL FOR A UNIFORM LINEAR ARRAY III - 445

Yegui Xiao, Hiroshima Prefectural Women's University, Japan; Liying Ma, K. Khorasani, Concordia University, Canada

DSP-L17.4: ON NOISY FIR FILTERING VIA TOTAL LEAST SQUARES ESTIMATION III - 449

Wei Xing Zheng, University of Western Sydney, Australia

DSP-L17.5: SOURCE LOCALIZATION USING TDOA WITH ERRONEOUS RECEIVER POSITIONS III - 453

Dominic K. C. Ho, L. Kovavisaruch, H. Parikh, University of Missouri-Columbia, United States

DSP-L18: AUDIO AND SPEECH PROCESSING II

DSP-L18.1: A NOVEL METHOD TO REPRESENT THE SPEECH SIGNALS BY USING LANGUAGE AND SPEAKER INDEPENDENT PREDEFINED FUNCTIONS SETS III - 457

Ümit Güz, Hakan Gürkan, B. Siddik Yarman, Isik University, Turkey

DSP-L18.2: AN IMPROVED CRITICAL-BAND TRANSFORM PROCESSOR FOR SPEECH APPLICATIONS III - 461

Chao Wang, Yit-Chow Tong, Nanyang Technological University, Singapore

DSP-L18.3: BOOSTING AS A DIMENSIONALITY REDUCTION TOOL FOR AUDIO CLASSIFICATION III - 465

Sourabh Ravindran, David Anderson, Georgia Institute of Technology, United States

DSP-L18.4: MULTIPLE PITCH ESTIMATION OF POLY-PHONIC AUDIO SIGNALS IN A FREQUENCY-LAG DOMAIN USING THE BISPECTRUM	III - 469
<i>Saman Abeysekera, Nanyang Technological University, Singapore</i>	
DSP-L18.5: COMPATIBLE PROBABILITY MEASURES OF THE OUTPUTS OF TEMPLATE-BASED SPEAKER IDENTIFICATION CLASSIFIERS FOR DATA FUSION	III - 473
<i>Guangyu Zhou, Wasfy Mikhael, University of Central Florida, United States</i>	
 DSP-P1: DIGITAL FILTERS	
DSP-P1.1: DESIGN OF VARIABLE FRACTIONAL DELAY FIR FILTER USING SYMMETRY	III - 477
<i>Chien-Cheng Tseng, National Kaohsiung First University of Science and Technology, Taiwan</i>	
DSP-P1.2: A NEW CONTENTION RESOLUTION ALGORITHM FOR THE DESIGN OF MINIMAL LOGIC DEPTH MULTIPLIERLESS FILTERS	III - 481
<i>Fei Xu, Chip-Hong Chang, Ching-Chuen Jong, Nanyang Technological University, Singapore</i>	
DSP-P1.3: AN DFII BASED STRUCTURE FOR 2-D SEPARABLE-DENOMINATOR DIGITAL FILTERS WITH VERY LOW L2-SENSITIVITY MEASURE	III - 485
<i>Zixue Zhao, Gang Li, Tao Fang, Nanyang Technological University, Singapore</i>	
DSP-P1.4: HARDWARE REDUCTION BY COMBINING PIPELINED A/D CONVERSION AND FIR FILTERING FOR CHANNEL EQUALIZATION	III - 489
<i>Shahriar Shahramian, Tony Chan Carusone, University of Toronto, Canada</i>	
DSP-P1.5: DESIGN OF MULTIPLIERLESS PROGRAMMABLE LINEAR PHASE NARROWBAND-BANDPASS FIR FILTERS	III - 493
<i>Kamakshi Sivaramakrishnan, Ivan Linscott, Leonard Tyler, Stanford University, United States</i>	
 DSP-P2: DIGITAL SIGNAL PROCESSING I	
DSP-P2.1: FAST RLS FOURIER ANALYZERS IN THE PRESENCE OF FREQUENCY MISMATCH	III - 497
<i>Yegui Xiao, Hiroshima Prefectural Women's University, Japan; Liying Ma, Concordia University, Canada; Rabab K. Ward, University of British Columbia, Canada; Li Xu, Akita Prefectural University, Japan</i>	
DSP-P2.2: CHANNEL EQUALIZATION USING THE G-PROBE	III - 501
<i>Constantinos Panayiotou, Andreas Spanias, Kostas Tsakalis, Arizona State University, United States</i>	
DSP-P2.3: COMBINED ECHO AND NOISE CANCELLATION BASED ON GAUSS-SEIDEL PSEUDO AFFINE PROJECTION ALGORITHM	III - 505
<i>Felix Albu, University of Bucharest, Romania; H. K. Kwan, University of Windsor, Canada</i>	
DSP-P2.4: FPGA MONTGOMERY MODULAR MULTIPLICATION ARCHITECTURES SUITABLE FOR ECCS OVER GF(p)	III - 509
<i>Ciaran McIvor, Máire McLoone, John McCanny, Queen's University Belfast, United Kingdom</i>	
DSP-P2.5: LOW-ORDER MODELING OF HEAD-RELATED TRANSFER FUNCTIONS USING WAVELET TRANSFORMS	III - 513
<i>Julio Torres, Mariane Petraglia, Roberto Tenenbaum, Federal University of Rio de Janeiro, Brazil</i>	
 DSP-P3: DIGITAL FILTERS AND FILTER BANKS	
DSP-P3.1: AN EFFICIENT VLSI/FPGA ARCHITECTURE FOR COMBINING AN ANALYSIS FILTERBANK FOLLOWING A SYNTHESIS FILTERBANK	III - 517
<i>Ravindra Sande, Samsung India Software Operations, India; Anantharaman Balasubramanian, Texas A&M University, United States</i>	

DSP-P3.2: ON THE PERFORMANCE OF DISCRETE-TIME HYBRID FILTER BANKS WITH III - 521
COEFFICIENT ERRORS AND ARMA STOCHASTIC PROCESS INPUT

Marcos Aurélio de Andrade Pinheiro, CNEN/IEN, Brazil; Antonio Petraglia, UFRJ/COPPE/EE, Brazil

DSP-P3.3: ALTERNATIVE SUBBAND SIGNAL STRUCTURES FOR COMPLEX MODULATED III - 525
FILTER BANKS WITH PERFECT RECONSTRUCTION

Ari Viholainen, Markku Renfors, Tampere University of Technology, Finland

DSP-P3.4: A NEW WINDOW FOR THE DESIGN OF COSINE-MODULATED MULTIRATE III - 529
SYSTEMS

Pilar Martin, Fernando Cruz-Roldán, Universidad de Alcalá, Spain; Tapio Saramäki, Tampere University of Technology, Finland

DSP-P3.5: DESIGN OF COMPLEX POLYPHASE IIR MULTI-FLATTOP FILTERS III - 533

Artur Krukowski, Izzet Kale, University of Westminster, United Kingdom

DSP-P4: DIGITAL SIGNAL PROCESSING II

DSP-P4.1: SELECTING BETTER EEG CHANNELS FOR CLASSIFICATION OF MENTAL III - 537
TASKS

Kouhyar Tavakolian, University of Northern British Columbia, Canada; Ali Motie Nasrabadi, Amirkabir University of Technology, Canada; Siamak Rezaei, University of Northern British Columbia, Canada

DSP-P4.2: A SIMPLE APPROACH TO THE DESIGN OF ONE-DIMENSIONAL SPARSE ARRAYS..... III - 541

Sanjit K. Mitra, University of California, Santa Barbara, United States; Mikhail Tchobanou, Moscow Power Engineering Institute, Russian Federation; Gordana Jovanovic-Dolecek, INAOE, Mexico

DSP-P4.3: MULTIDIMENSIONAL STABILITY TEST USING SUM-OF-SQUARES III - 545
DECOMPOSITION

Bogdan Dumitrescu, Tampere University of Technology, Finland

DSP-P4.4: GRADIENT-BASED DEPTH ESTIMATION FROM 4D LIGHT FIELDS III - 549

Donald Dansereau, Leonard Bruton, University of Calgary, Canada

DSP-P4.5: HIGH PERFORMANCE VITERBI DECODER USING MODIFIED REGISTER III - 553
EXCHANGE METHODS

Jae-Sun Han, Taejin Kim, Chanhoo Lee, Soongsil University, Republic of Korea

DSP-P5: DISCRETE-TIME TRANSFORMS AND WAVELETS

DSP-P5.1: UNIFIED SELECTABLE FIXED-COEFFICIENT RECURSIVE STRUCTURES FOR III - 557
COMPUTING DCT, IMDCT, AND SUBBAND SYNTHESIS FILTERING

Zhan-Yuan Cheng, Che-Hong Chen, Bin-Da Liu, Jar-Ferr Yang, National Cheng Kung University, Taiwan

DSP-P5.2: IMPROVED RADIX-4 AND RADIX-8 FFT ALGORITHMS..... III - 561

Saad Bouguezal, M. Omair Ahmad, M. N. S. Swamy, Concordia University, Canada

DSP-P5.3: AN EFFICIENT SPLIT-RADIX FHT ALGORITHM III - 565

Saad Bouguezal, M. Omair Ahmad, M. N. S. Swamy, Concordia University, Canada

DSP-P5.4: MATHEMATICAL PROPERTIES OF THE TWO-PARAMETER FAMILY OF $9/7$ III - 569
BIORTHOGONAL FILTERS

David Tay, LaTrobe University, Australia; Slaven Marusic, Marimuthu Palaniswami, University of Melbourne, Australia; Guang Deng, LaTrobe University, Australia

DSP-P6: DIGITAL SIGNAL PROCESSING III

DSP-P6.1: IMPROVED CHANNEL ESTIMATION OVER FREQUENCY-FLAT AND RAPID FADING CHANNELS III - 573

Tae Jin Hwang, Heung-Ki Baik, Chonbuk National University, Republic of Korea

DSP-P6.2: AN IMPROVED WIGNER DISTRIBUTION SYNTHESIS METHOD FOR SEPARATION OF MULTIPLE NONSTATIONARY SIGNALS III - 577

Yichang Tsai, National Chung Cheng University, Taiwan; Chung J. Kuo, Delta Electronics, Inc., Taiwan

DSP-P6.3: IMPLEMENTATION OF FARROW STRUCTURE BASED INTERPOLATORS WITH SUBFILTERS OF ODD LENGTH III - 581

Ali Shahed hagh ghadam, Djordje Babic, Vesa Lehtinen, Markku Renfors, Tampere University of Technology, Finland

DSP-P6.4: AN ENSEMBLE AVERAGE APPROACH TO REMOVE ADVERSE EFFECTS ON POWER SPECTRAL ESTIMATION DUE TO SAMPLING JITTERS III - 585

Taikang Ning, Trinity College, United States

DSP-P6.5: A LOW-POWER FRACTIONAL DECIMATOR ARCHITECTURE FOR AN IF-SAMPLING DUAL-MODE RECEIVER III - 589

Riku Uusikartano, Jarmo Takala, Tampere University of Technology, Finland

DSP-P7: DIGITAL SIGNAL PROCESSING FOR COMMUNICATIONS

DSP-P7.1: NEW COMPLEX-ARITHMETIC HETERODYNE FILTER III - 593

Grace Cho, Verizon Wireless, United States; Louis Johnson, Oklahoma State University, United States; Michael Soderstrand, University of California, United States

DSP-P7.2: A GROUP-BLIND MULTIUSER RECEIVER FOR MC-CDMA SYSTEMS..... III - 597

Hui Cheng, S. C. Chan, University of Hong Kong, China

DSP-P7.3: SWITCHING METHODS FOR LINEAR TURBO EQUALIZATION..... III - 601

Seok-Jun Lee, Naresh Shanbhag, Andrew Singer, University of Illinois at Urbana-Champaign, United States

DSP-P7.4: BLIND MLSE BASED ON THE MATCHED FILTER ESTIMATION USING THE CMA III - 605

Izzet Ozcelik, Izzet Kale, University of Westminster, United Kingdom; Buyurman Baykal, Middle East Technical University, Tunisia

DSP-P7.5: EQUALIZATION OF OFDM SYSTEMS IN TIME-VARYING CHANNELS USING FREQUENCY DOMAIN REDUNDANCY III - 609

Shaoping Chen, South-Central University for Nationalities, China; Tianren Yao, Huazhong University of Science and Technology, China

DSP-P8: DIGITAL SIGNAL PROCESSING IV

DSP-P8.1: FPGA ARCHITECTURES FOR REAL-TIME 2D/3D FIR/IIR PLANE WAVE FILTERS III - 613

Arjuna Madanayake, Leonard Bruton, Chris Comis, University of Calgary, Canada

DSP-P8.2: ADAPTIVE LMS PROCESSING ARCHITECTURES EMPLOYING FREQUENCY DOMAIN SUB-CONVOLUTION III - 617

Andrew Gray, JPL / California Institute of Technology, United States; Scott Hoy, Parminder Ghuman, NASA / Goddard Space Flight Center, United States

DSP-P8.3: A REUSABLE IP FFT CORE FOR DSP APPLICATIONS III - 621

Evaggelia Theochari, Konstantinos Tatas, Dimitrios Soudris, Democritus University of Thrace, Greece; Konstantinos Masselos, Konstantinos Potamianos, Spyros Blionas, Intracom SA, Hellenic Telecommunications Industry, Greece; Antonios Thanailakis, Democritus University of Thrace, Greece

DSP-P8.4: VLSI PROCESSOR ARCHITECTURE FOR REAL-TIME GA PROCESSING AND PE-VLSI DESIGN III - 625

Tetsuya Imai, Masaya Yoshikawa, Hidekazu Terai, Hironori Yamauchi, Ritsumeikan University, Japan

DSP-P8.5: AN EXTENDED GENERALIZED SIDELobe CANCELLER IN TIME AND FREQUENCY DOMAIN III - 629

Zhu Liang Yu, Meng Hwa Er, Nanyang Technological University, Singapore

DSP-P9: DIGITAL SIGNAL PROCESSING V

DSP-P9.1: LINEAR DECODING ALGORITHM OBTAINED FROM NONLINEAR ANALYSIS OF SIGMA-DELTA MODULATORS III - 633

Ingo Wiemer, Wolfgang Schwarz, Dresden University of Technology, Germany

DSP-P9.2: A POWER-AWARE IP CORE GENERATOR FOR THE ONE-DIMENSIONAL DISCRETE FOURIER TRANSFORM III - 637

Chih-Da Chien, Chien-Chang Lin, Jiun-In Guo, Tien-Fu Chen, National Chung Cheng University, Taiwan

DSP-P9.3: DYNAMIC NONLINEAR THRESHOLD DECOMPOSITION ALGORITHM FOR IMPLEMENTING STACK FILTERS III - 641

Guangming Shi, Liya Sun, Honghua Liu, Daojun Huang, Xidian University, China

DSP-P9.4: COMPATIBLE DESIGN OF CCMP AND OCB AES CIPHER USING SEPARATED ENCRYPTOR AND DECRYPTOR FOR IEEE 802.11I III - 645

Ho Yung Jang, Joon Hyoung Shim, Jung Hee Suk, In Cheol Hwang, Jun Rim Choi, Kyungpook National University, Republic of Korea

DSP-P9.5: LOW-COMPLEXITY BIT-SERIAL CONSTANT-COEFFICIENT MULTIPLIERS III - 649

Kenny Johansson, Oscar Gustafsson, Lars Wanhammar, Linköping University, Sweden

DSP-P10: DIGITAL SIGNAL PROCESSING VI

DSP-P10.1: RECONSTRUCTION OF BANDLIMITED SIGNALS FROM NOISY DATA BY ADAPTIVE THRESHOLDING III - 653

Luu Nguyen, Mirosław Pawlak, University of Manitoba, Canada

DSP-P10.2: MINIMAX DESIGN OF LINEAR-PHASE FIR FILTERS WITH ADJUSTABLE BANDWIDTHS III - 657

Per Löwenborg, Håkan Johansson, Linköping University, Sweden

DSP-P10.3: AN ENERGY-EFFICIENT RECONFIGURABLE ANGLE-ROTATOR ARCHITECTURE III - 661

Guichang Zhong, Fan Xu, Dengwei Fu, Alan N. Willson, Jr., University of California, Los Angeles, United States

DSP-P10.4: IMPLEMENTATION OF APPLICATION-SPECIFIC DSP FOR OFDM SYSTEMS III - 665

Myung Hoon Sunwoo, Kyung Lan Heo, Seung Keun Oh, Jeong Hoo Lee, Jong Ha Moon, Ajou university, Republic of Korea; In Ho Kim, Korea Institute of S&T Evaluation and Planning, Republic of Korea

DSP-P10.5: WIDEBAND AUDIO COMPRESSION USING WRAPPED LINEAR PREDICTION AND THE DISCRETE WAVELET TRANSFORM III - 669

Mohamed Deriche, King Fahd University of Petroleum & Minerals, Saudi Arabia; Daryl Ning, Queensland University of Technology, Australia

NEGS-L1: NANOELECTRONICS AND GIGASCALE SYSTEMS

NEGS-L1.1: INTEGRATED MEMS STRUCTURES AND CMOS CIRCUITS FOR BIOELECTRONIC INTERFACE WITH SINGLE CELLS III - 673

Natasha Reeves, Yingkai Liu, Nicole Nelson, Suvarcha Malhotra, Makeswaran Loganathan, Jean-Marie Lauenstein, Jack Chaiyupatumpa, Elisabeth Smela, Pamela Abshire, University of Maryland, United States

NEGS-L1.2: ACCURATE SIMULATION OF PHASE NOISE IN RF MEMS VCOs III - 677

Manas Behera, Volodymyr Kratyuk, Yutao Hu, Kartikeya Mayaram, Oregon State University, United States

NEGS-L1.3: CHARACTERIZATION OF A 16-BIT THRESHOLD LOGIC SINGLE-ELECTRON TECHNOLOGY ADDER III - 681

Mawahib Sulieman, Valeriu Beiu, Washington State University, United States

NEGS-L1.4: ROBUST AND FAULT-TOLERANT CIRCUIT DESIGN FOR NANOMETER-SCALE DEVICES AND SINGLE-ELECTRON TRANSISTORS III - 685

Alexandre Schmid, Yusuf Leblebici, Swiss Federal Institute of Technology (EPFL), Switzerland

NEGS-L1.5: SELF-ORGANIZATION AND EMERGENT MODELS IN BACTERIAL ADHESION ON ENGINEERED POLYMER SURFACES III - 689

Maide Bucolo, University of Catania, Italy; Santina Carnazza, University of Messina, Italy; Luigi Fortuna, Mattia Frasca, University of Catania, Italy; Salvatore Guglielmino, University of Messina, Italy; Giovanni Marletta, Cristina Satriano, University of Catania, Italy

NEGS-P1: NANOELECTRONICS AND NANOARCHITECTURE

NEGS-P1.1: ANALYSIS OF ANALOG TO DIGITAL CONVERTER BASED ON SINGLE-ELECTRON TUNNELING TRANSISTORS III - 693

Chaohong Hu, Delft University of Technology, Netherlands / Shanghai Jiao Tong University, China; Sorin Cotofana, Delft University of Technology, Netherlands; Jianfei Jiang, Shanghai Jiao Tong University, China

NEGS-P1.2: PROGRAMMABLE LOGIC GATE BASED ON RESONANT TUNNELING DEVICES III - 697

José María Quintana, María José Avedillo, Héctor Pettenghi, Centro Nacional de Microelectrónica (CNM), Spain

NEGS-P1.3: POWDER-BASED FABRICATION TECHNIQUES FOR SINGLE-WALL CARBON NANOTUBE CIRCUITS III - 701

Daniel Dai, Yehea Ismail, Northwestern University, United States; Wei Wang, University of Western Ontario, Canada; Hanif Ladak, University of Western Ontario, Robarts Institute, Canada

NEGS-P1.4: RESONANT TUNNELING DIODE BASED QMOS EDGE TRIGGERED FLIP-FLOP DESIGN III - 705

Hui Zhang, Pinaki Mazumder, University of Michigan, United States; Kyoungsoon Yang, KAIST, Republic of Korea

NEGS-P1.5: EFFECTIVENESS OF ENERGY RECOVERY TECHNIQUES IN REDUCING ON-CHIP POWER DENSITY IN MOLECULAR NANO-TECHNOLOGIES III - 709

Myeong-Eun Hwang, Arijit Raychowdhury, Kaushik Roy, Purdue University, United States

NEGS-P2: MODELING AND SIMULATION

NEGS-P2.1: THE TUNNELING FIELD EFFECT TRANSISTOR (TFET): THE TEMPERATURE DEPENDENCE, THE SIMULATION MODEL, AND ITS APPLICATION III - 713

Thomas Nirschl, Peng-Fei Wang, Walter Hansch, Doris Schmitt-Landsiedel, Munich University of Technology, Germany

NEGS-P2.2: ELECTRO-THERMAL STUDY OF NANO-INDUCTORS FOR INTEGRATED LOW POWER CONVERTERS III - 717

Alain Salles, Bruno Estivals, Corinne Alonso, LAAS-CNRS, France

**NEGS-P2.3: AN ON-CHIP DELAY MEASUREMENT MODULE FOR NANOSTRUCTURES III - 721
CHARACTERIZATION**

Olivier Duval, Yvon Savaria, École Polytechnique de Montréal, Canada

VSPC-L1: MOTION ESTIMATION

**VSPC-L1.1: FAST VARIABLE BLOCK-SIZE MOTION ESTIMATION ALGORITHMS BASED ON III - 725
MERGE AND SPLIT PROCEDURES FOR H.264/MPEG-4 AVC**

Zhi Zhou, Ming-Ting Sun, University of Washington, United States; Yuh-Feng Hsu, CCL/ITRI, Taiwan

**VSPC-L1.2: A NOVEL KITE-CROSS-DIAMOND SEARCH ALGORITHM FOR FAST BLOCK III - 729
MATCHING MOTION ESTIMATION**

Chi-Wai Lam, Lai-Man Po, City University of Hong Kong, Hong Kong SAR of China; Chun-Ho Cheung, Hong Kong Institute of Technology, Hong Kong SAR of China

**VSPC-L1.3: A NEW SUCCESSIVE ELIMINATION ALGORITHM FOR FAST BLOCK III - 733
MATCHING IN MOTION ESTIMATION**

Ce Zhu, Wei-Song Qi, Wee Ser, Nanyang Technological University, Singapore

**VSPC-L1.4: EFFICIENT MULTI-FRAME MOTION ESTIMATION ALGORITHMS FOR MPEG-4 III - 737
AVC/JVT/H.264**

Mei-Juan Chen, National Dong Hwa University, Taiwan; Yi-Yen Chiang, Hung-Ju Li, Ming-Chieh Chi, National Dong Hwa University, Taiwan

**VSPC-L1.5: VARIABLE BLOCK SIZE MOTION ESTIMATION ALGORITHM AND ITS III - 741
HARDWARE ARCHITECTURE FOR H.264/AVC**

Jae Hun Lee, Samsung Electronics Co., Ltd., Republic of Korea; Nam Suk Lee, Samsung Electronics Co., Ltd., Republic of Korea

VSPC-L2: VIDEO OVER NETWORKS

VSPC-L2.1: ERROR RESILIENT METHODS FOR REAL-TIME MPEG-4 VIDEO STREAMING III - 745

Wei-Ying Kung, Hao-Song Kong, Anthony Vetro, Huifang Sun, Mitsubishi Electric Research Laboratories, United States

VSPC-L2.2: CONTENT-BASED ADAPTIVE MEDIA PLAYER FOR NETWORK VIDEO III - 749

Chih-Hao Liang, Chung-Lin Huang, National Tsing-Hua University, Taiwan

**VSPC-L2.3: MACROBLOCK-BASED REVERSE PLAY ALGORITHM FOR MPEG VIDEO III - 753
STREAMING**

Chang Hong Fu, Hong Kong Polytechnic University, Hong Kong SAR of China; Yui-Lam Chan, Wan-Chi Siu, The Hong Kong Polytechnic University, Hong Kong SAR of China

**VSPC-L2.4: ERROR-RESILIENT ROI CODING USING PRE- AND POST-PROCESSING FOR III - 757
VIDEO SEQUENCES**

Ali Jerbi, Jian Wang, UB Video Inc., Canada; Shahram Shirani, McMaster University, Canada

**VSPC-L2.5: ANALYSIS OF MULTI-HYPOTHESIS MOTION COMPENSATED PREDICTION III - 761
FOR ROBUST VIDEO TRANSMISSION**

Wei-Ying Kung, University of Southern California, United States; Chang-Su Kim, The Chinese University of Hong Kong, China; C.-C. Jay Kuo, University of Southern California, United States

VSPC-L3: TRANSCODING

**VSPC-L3.1: TRANSCODING FOR PROGRESSIVE FINE GRANULARITY SCALABLE VIDEO III - 765
CODING**

Jizheng Xu, Feng Wu, Shipeng Li, Microsoft Research Asia, China

VSPC-L3.2: THE FAST CLOSE-LOOP VIDEO TRANSCODER WITH LIMITED DRIFTING	III - 769
ERROR	
<i>Lujun Yuan, Chinese Academy of Sciences, China; Feng Wu, Qi Chen, Shipeng Li, Microsoft Research Asia, China; Wen Gao, Chinese Academy of Sciences, China</i>	
VSPC-L3.3: FRAME-SKIPPING TRANSCODING WITH MOTION CHANGE CONSIDERATION	III - 773
<i>Haiyan Shu, Lap-Pui Chau, Nanyang Technological University, Singapore</i>	
VSPC-L3.4: ERROR-RESILIENT TRANSCODING USING ADAPTIVE INTRA REFRESH FOR	III - 777
VIDEO STREAMING	
<i>Hong-Jyh Chiou, Yuh-Ruey Lee, Chia-Wen Lin, National Chung Cheng University, Taiwan</i>	
VSPC-L3.5: ADAPTIVE INTRA-FRAME QUANTIZATION FOR VERY LOW BIT RATE VIDEO	III - 781
CODING	
<i>Feng Pan, Z. G. Li, K. P. Lim, Xiao Lin, Susanto Rahardja, D. J. Wu, S. Wu, Institute for Infocomm Research, Singapore</i>	
 VSPC-L4: ADVANCED VIDEO CODING	
VSPC-L4.1: ENHANCED DIRECT MODE CODING FOR BI-PREDICTIVE PICTURES	III - 785
<i>Xiangyang Ji, Chinese Academy of Sciences, China; Yan Lu, Debin Zhao, Harbin Institute of Technology, China; Wen Gao, Siwei Ma, Chinese Academy of Sciences, China</i>	
VSPC-L4.2: WEIGHTED PREDICTION IN THE H.264/MPEG AVC VIDEO CODING	III - 789
STANDARD	
<i>Jill Boyce, Thomson, United States</i>	
VSPC-L4.3: SUPER HIGH RESOLUTION VIDEO CODEC SYSTEM WITH MULTIPLE	III - 793
MPEG-2 HDTV CODEC LSI's	
<i>Ken Nakamura, Takeshi Yoshitome, Yoshiyuki Yashima, NTT Corporation, Japan</i>	
VSPC-L4.4: A DATA REUSING ARCHITECTURE FOR MPEG VIDEO CODING.....	III - 797
<i>Vasily Moshnyaga, Koichi Masunaga, Naoki Kajiwara, Fukuoka University, Japan</i>	
VSPC-L4.5: A NOVEL RESYNCHRONIZATION MARKER POSITIONING APPROACH FOR	III - 801
ROBUST VIDEO TRANSMISSION	
<i>Tao Fang, Lap-Pui Chau, Nanyang Technological University, Singapore</i>	
 VSPC-L5: ENCODER OPTIMIZATION	
VSPC-L5.1: LOCAL VISUAL PERCEPTUAL CLUES AND ITS USE IN VIDEOPHONE RATE	III - 805
CONTROL	
<i>Xiaokang Yang, Weisi Lin, Zhongkang Lu, Xiao Lin, Susanto Rahardja, Ee Ping Ong, Susu Yao, Institute for Infocomm Research, Singapore</i>	
VSPC-L5.2: A NOVEL RATE CONTROL FOR H.264.....	III - 809
<i>Jianfeng Xu, Yun He, Tsinghua University, China</i>	
VSPC-L5.3: IMPROVED FRAME-LAYER RATE CONTROL FOR H.264 USING MAD RATIO	III - 813
<i>Minqiang Jiang, Xiaoquan Yi, Nam Ling, Santa Clara University, United States</i>	
VSPC-L5.4: FAST MULTI-BLOCK SELECTION FOR H.264 VIDEO CODING.....	III - 817
<i>Andy Chang, Peter H. W. Wong, Y. M. Yeung, Oscar C. Au, Hong Kong University of Science and Technology, Hong Kong SAR of China</i>	
VSPC-L5.5: A POWER-AWARE ME ARCHITECTURE USING SUBSAMPLE ALGORITHM.....	III - 821
<i>Hsien-Wen Cheng, Lan-Rong Dung, National Chiao Tung University, Taiwan</i>	

VSPC-L6: SCALABLE VIDEO CODING

VSPC-L6.1: MULTIPLE DESCRIPTION MOTION COMPENSATION VIDEO CODING WITH LEAKY PREDICTION III - 825

Chien-Min Chen, Chih-Ming Chen, Yung-Chang Chen, National Tsing Hua University, Taiwan

VSPC-L6.2: STACK ROBUST FINE GRANULARITY SCALABILITY III - 829

Hsiang-Chun Huang, Tihao Chiang, National Chiao Tung University, Taiwan

VSPC-L6.3: AN IMPROVEMENT TO FINE GRANULARITY SCALABILITY BASED ON H.26L III - 833

Bin Wang, Xiaodong Gu, Hong-Jiang Zhang, Microsoft Research Asia, China

VSPC-L6.4: ADAPTIVE FINE GRANULARITY SCALABLE CODING FOR VIDEO STREAMING III - 837

Yunlong Gao, Lap-Pui Chau, Nanyang Technological University, Singapore

VSPC-L6.5: AN EMBEDDED WAVELET IMAGE CODER WITH PARALLEL ENCODING AND SEQUENTIAL DECODING OF BIT-PLANES III - 841

Yufei Yuan, Mrinal Mandal, University of Alberta, Canada

VSPC-L7: VIDEO PROCESSING

VSPC-L7.1: A FRAMEWORK FOR FULLY AUTOMATIC MOVING VIDEO-OBJECT SEGMENTATION BASED ON GRAPH PARTITIONING III - 845

Ibrahim Karliga, Jenq-Neng Hwang, University of Washington, United States

VSPC-L7.2: A MPEG-7-AIDED SEGMENTATION TOOL FOR CONTENT-BASED VIDEO CODING III - 849

Patrick Ndjiki-Nya, Oleg Novychny, Heinrich-Hertz-Institut, Germany

VSPC-L7.3: A LOOK-AHEAD METHOD FOR PAN AND ZOOM DETECTION IN VIDEO SEQUENCES USING BLOCK-BASED MOTION VECTORS IN POLAR COORDINATES III - 853

Adriana Dumitras, Barry G. Haskell, Apple Computer, Inc., United States

VSPC-L7.4: A VLC/FLC DATA PARTITIONING SCHEME FOR MPEG-4..... III - 857

Jie Li, King Ngai Ngan, City University of Hong Kong, Hong Kong SAR of China; Chengji Zhao, HK Applied Science & Technology Research Institute, Hong Kong SAR of China

VSPC-L7.5: INERTIAL AND VISION HEAD TRACKER SENSOR FUSION USING A PARTICLE FILTER FOR AUGMENTED REALITY SYSTEMS III - 861

Fakhr-eddine Ababsa, Malik Mallem, Laboratoire Systemes Complexes, France

VSPC-L8: IMAGE COMPRESSION

VSPC-L8.1: HIGH-SPEED EBCOT WITH DUAL CONTEXT-MODELING CODING ARCHITECTURE FOR JPEG2000 III - 865

Jen-Shiun Chiang, Chun-Hau Chang, Yu-Sen Lin, Chang-You Hsieh, Chih-Hsien Hsia, Tamkang University, Taiwan

VSPC-L8.2: REGION OF INTEREST DETERMINED BY PERCEPTUAL-QUALITY AND RATE-DISTORTION OPTIMIZATION IN JPEG 2000 III - 869

Chih-Chang Chen, Oscar T.-C. Chen, National Chung Cheng University, Taiwan

VSPC-L8.3: JPEG2000 HIGH-SPEED PROGRESSIVE DECODING SCHEME III - 873

Hiroaki Sugita, Minh Vu, Takahiko Masuzaki, Hiroshi Tsutsui, Tomonori Izumi, Takao Onoye, Yukihiro Nakamura, Kyoto University, Japan

VSPC-L8.4: FAST SEARCH ALGORITHMS FOR ECVQ USING PROJECTION PYRAMIDS AND VARIANCE OF CODEWORDS III - 877

Ahmed Swilem, Kousuke Imamura, Hideo Hashimoto, Kanazawa University, Japan

**VSPC-L8.5: LAPLACIAN-MODEL BASED INVERSE QUANTIZATION FOR DCT-BASED IMAGE III - 881
CODEC SYSTEM**

Kwang-deok Seo, LG Electronics, Inc., Republic of Korea; Jae-kyoon Kim, KAIST, Republic of Korea; Kook-yeol Yoo, Yeungnam University, Republic of Korea

VSPC-P1: 3-D AND IMAGE PROCESSING

**VSPC-P1.1: 2D PHYSICS-BASED DEFORMABLE OBJECTS USING FAST FREE VIBRATION III - 885
MODAL ANALYSIS**

Stelios Krinidis, Ioannis Pitas, Aristotle University of Thessaloniki, Greece

**VSPC-P1.2: FAIR QOS RESOURCE MANAGEMENT AND NON-LINEAR PREDICTION OF 3D III - 889
RENDERING APPLICATIONS**

Anastasios Doulamis, National Technical University of Athens, Greece

**VSPC-P1.3: MULTI-REFERENCE OBJECT POSE INDEXING AND 3-D MODELING FROM III - 893
VIDEO USING VOLUME FEEDBACK**

Alireza Nasiri Avanaki, Babak Hamidzadeh, Faouzi Kossentini, Rabab K. Ward, University of British Columbia, Canada

**VSPC-P1.4: PERCEPTUAL VIDEO QUALITY EVALUATION USING FUZZY INFERENCE III - 897
SYSTEM**

Susu Yao, Weisi Lin, Zhongkang Lu, Ee Ping Ong, Xiaokang Yang, Institute for Infocomm Research, Singapore

VSPC-P1.5: ITERATED CONDITIONAL MODES FOR INVERSE HALFTONING III - 901

Ken-Chung Ho, National United University, Taiwan

VSPC-P2: GENERAL IMAGE AND VIDEO PROCESSING I

VSPC-P2.1: THE PLENOPTIC VIDEOS: CAPTURING, RENDERING AND COMPRESSION III - 905

S. C. Chan, University of Hong Kong, Hong Kong SAR of China; King-To Ng, Microsoft Research Asia, China; Zhi-Feng Gan, Kin-Lok Chan, University of Hong Kong, Hong Kong SAR of China; Heung-Yeung Shum, Microsoft Research Asia, China

**VSPC-P2.2: A NEW, EFFICIENT, AND FLEXIBLE ERROR DETECTION APPROACH FOR III - 909
COMPRESSED VISUAL CONTENTS**

Hua Cai, Microsoft Research Asia, China; Bing Zeng, The Hong Kong University of Science and Technology, Hong Kong SAR of China

**VSPC-P2.3: COLOR IMAGE FILTERING AND ENHANCEMENT BASED ON GENETIC III - 913
ALGORITHMS**

Rastislav Lukac, Konstantinos N. Plataniotis, University of Toronto, Canada; Bogdan Smolka, Silesian University of Technology, Poland; Anastasios N. Venetsanopoulos, University of Toronto, Canada

**VSPC-P2.4: TRACKING MULTIPLE POINT TARGETS USING GENETIC INTERACTING III - 917
MULTIPLE MODEL BASED ALGORITHM**

Mukesh Zaveri, Shabbir Merchant, Uday Desai, Indian Institute of Technology, Bombay, India

**VSPC-P2.5: AUTOMATIC WHITE BALANCING USING STANDARD DEVIATION OF RGB III - 921
COMPONENTS**

Hong-Kwai Lam, Oscar C. Au, Chi-Wah Wong, The Hong Kong University of Science and Technology, Hong Kong SAR of China

VSPC-P3: GENERAL IMAGE AND VIDEO PROCESSING II

**VSPC-P3.1: A LOCALLY-ADAPTIVE ALGORITHM FOR MEASURING BLOCKING ARTIFACTS III - 925
IN IMAGES AND VIDEOS**

Feng Pan, Xiao Lin, Susanto Rahardja, Weisi Lin, Ee Ping Ong, Susu Yao, Zhongkang Lu, Xiaokang Yang, Institute for Infocomm Research, Singapore

VSPC-P3.2: EDGE MAP GUIDED ADAPTIVE POST-FILTER FOR BLOCKING AND RINGING ARTIFACTS REMOVAL	III - 929
<i>Hao-Song Kong, Anthony Vetro, Huifang Sun, Mitsubishi Electric Research Laboratories, United States</i>	
VSPC-P3.3: IN-CAMERA DETECTION OF FABRIC DEFECTS	III - 933
<i>Ibrahim Baykal, Graham Jullien, University of Calgary, Canada</i>	
VSPC-P3.4: ADAPTIVE COLOR FILTER ARRAY DEMOSAICKING WITH ARTIFACT SUPPRESSION	III - 937
<i>Lanlan Chang, Yap-Peng Tan, Nanyang Technological University, Singapore</i>	
VSPC-P3.5: REDUCTION OF GRAY LEVEL DISTURBANCES IN PLASMA DISPLAY PANELS	III - 941
<i>Chang-Su Kim, The Chinese University of Hong Kong, Hong Kong SAR of China; Sang-Uk Lee, Seoul National University, Republic of Korea</i>	
 VSPC-P4: IMAGE AND VIDEO COMPRESSION	
VSPC-P4.1: RATE-DISTORTION OPTIMIZED BIT ALLOCATION FOR ERROR RESILIENT VIDEO TRANSCODING	III - 945
<i>Minghui Xia, Princeton University, United States; Anthony Vetro, Huifang Sun, Mitsubishi Electric Research Laboratories, United States; Bede Liu, Princeton University, United States</i>	
VSPC-P4.2: A NEW QUANTIZED DCT AND ITS IMPLEMENTATION ON MULTIMEDIA PROCESSOR	III - 949
<i>Ming-Yan Chan, Chi-Wah Kok, Hong Kong University of Science and Technology, Hong Kong SAR of China</i>	
VSPC-P4.3: CONTEXT-BASED BINARY ARITHMETIC CODING WITH STOCHASTIC BIT RESHUFFLING FOR ADVANCED FINE GRANUALITY SCALABILITY	III - 953
<i>Wen-Hsiao Peng, Chung-Neng Wang, Tihao Chiang, Hsueh-Ming Hang, National Chiao Tung University, Taiwan</i>	
VSPC-P4.4: A NEW SEARCHLESS FRACTAL IMAGE ENCODING METHOD FOR A REAL-TIME IMAGE COMPRESSION DEVICE	III - 957
<i>Songpol Ongwattanakul, Xianwei Wu, David Jackson, University of Alabama, United States</i>	
VSPC-P4.5: ADAPTIVE ARITHMETIC CODING FOR IMAGE PREDICTION ERRORS	III - 961
<i>Nobutaka Kuroki, Takahiro Manabe, Masahiro Numa, Kobe University, Japan</i>	
 VSPC-P5: VIDEO CODING	
VSPC-P5.0: A NEW DIGITAL IMAGE SCRAMBLING METHOD BASED ON FIBONACCI NUMBERS	III - 965
<i>Jiancheng Zou, Rabab K. Ward, University of British Columbia, Canada; Dongxu Qi, North China University of Technology, China</i>	
VSPC-P5.1: AN ADAPTIVE MACROBLOCK-GROUP CODING ALGORITHM FOR PROGRESSIVE AND INTERLACED VIDEO	III - 969
<i>Guoping Li, Yun He, Tsinghua University, China</i>	
VSPC-P5.2: OBJECT-BASED RATE CONTROL FOR MPEG-4 VIDEO OBJECT CODING	III - 973
<i>Zhenzhong Chen, King Ngi Ngan, The Chinese University of Hong Kong, Hong Kong SAR of China</i>	
VSPC-P5.4: A NOVEL ADAPTIVE MULTI-MODE SEARCH ALGORITHM FOR FAST BLOCK-MATCHING MOTION ESTIMATION	III - 977
<i>Yilong Liu, Soontorn Oraintara, University of Texas, Arlington, United States</i>	

Volume IV

BIO-L1: IMPLANTABLE ELECTRONICS

BIO-L1.1: A MATCHED BIPHASIC MICROSTIMULATOR FOR AN IMPLANTABLE RETINAL PROSTHETIC DEVICEIV - 1

Praveen Singh, North Carolina State University, United States; Wentai Liu, University of California, Santa Cruz, United States; Mohanasankar Sivaprakasam, North Carolina State University, United States; Mark Humayun, James Weiland, University of Southern California, United States

BIO-L1.2: LOW-POWER IMPLANTABLE MICROSYSTEM INTENDED TO MULTICHANNEL CORTICAL RECORDINGIV - 5

Benoit Gosselin, Virginie Simard, Mohamad Sawan, École Polytechnique de Montréal, Canada

BIO-L1.3: DESIGN OF A LOW-POWER, IMPLANTABLE ELECTROMYOGRAM AMPLIFIERIV - 9

Ravi Ananth, Alfred Mann Foundation for Scientific Research, United States; Edward Lee, University of Southern California, United States

BIO-L1.4: A WAVELET BASED R-WAVE DETECTOR FOR CARDIAC PACEMAKERS IN 0.35 CMOS TECHNOLOGYIV - 13

Joachim Neves Rodrigues, Viktor Öwall, Leif Sörnmo, Lund University, Sweden

BIO-L1.5: A CLOSED LOOP TRANSCUTANEOUS POWER TRANSFER SYSTEM FOR IMPLANTABLE DEVICES WITH ENHANCED STABILITYIV - 17

Guoxing Wang, Wentai Liu, University of California, Santa Cruz, United States; Rizwan Bashirullah, Mohanasankar Sivaprakasam, Gurhan Alper Kendir, Ying Ji, North Carolina State University, United States; Mark Humayun, James Weiland, University of Southern California, United States

BIO-L2: MEDICAL SENSORS AND AMPLIFIERS

BIO-L2.1: A LOW NOISE CMOS AMPLIFIER FOR ENG SIGNALSIV - 21

Arantxa Uranga, Natalia Lago, Xavier Navarro, Nuria Barniol, Universitat Autònoma de Barcelona, Spain

BIO-L2.2: INTEGRATED MULTI-ELECTRODE FLUIDIC NITRIC-OXIDE SENSOR AND VLSI POTENTIOSTAT ARRAYIV - 25

Mihir Naware, Abhishek Rege, Johns Hopkins University, United States; Roman Genov, University of Toronto, Canada; Milutin Stanacevic, Gert Cauwenberghs, Nitish Thakor, Johns Hopkins University, United States

BIO-L2.3: A LOW-POWER CMOS NEURAL AMPLIFIER WITH AMPLITUDE MEASUREMENTS FOR SPIKE SORTINGIV - 29

Timothy K. Horiuchi, Thomas Swindell, University of Maryland, United States; David Sander, Pennsylvania State University, United States; Pamela Abshire, University of Maryland, United States

BIO-L2.4: LOW NOISE AMPLIFIER FOR RECORDING ENG SIGNALS IN IMPLANTABLE SYSTEMSIV - 33

Jordi Sacristán, M Teresa Osés, CNM-IMB, Spain

BIO-L2.5: A LOW-POWER IMPLANTABLE PSEUDO-BJT-BASED SILICON RETINA WITH SOLAR CELLS FOR ARTIFICIAL RETINAL PROSTHESESIV - 37

Chung-Yu Wu, Felice Cheng, Cheng-Ta Chiang, National Chiao Tung University, Taiwan; Po-Kang Lin, Taipei Veterans General Hospital, Taiwan

BIO-P1: BIOMEDICAL CIRCUITS AND SYSTEMS I

BIO-P1.1: AN EFFICIENT INDUCTIVE POWER LINK DESIGN FOR RETINAL PROSTHESISIV - 41
Gurhan Alper Kendir, North Carolina State University, United States; Wentai Liu, University of California, Santa Cruz, United States; Rizwan Bashirullah, North Carolina State University, United States; Guoxing Wang, University of California, Santa Cruz, United States; Mark Humayun, James Weiland, University of Southern California, United States

BIO-P1.2: CRANIOFACIAL LANDMARKS EXTRACTION BY PARTIAL LEAST SQUARESIV - 45
REGRESSION
Idris El-Feghi, Yasser Alginahi, Maher Sid-Ahmed, Majid Ahmadi, University of Windsor, Canada

BIO-P1.3: FUZZY VECTOR FILTERS FOR MICROARRAY IMAGE ENHANCEMENTIV - 49
Rastislav Lukac, Konstantinos N. Plataniotis, University of Toronto, Canada; Bogdan Smolka, Silesian University of Technology, Poland; Anastasios N. Venetsanopoulos, University of Toronto, Canada

BIO-P1.4: CMOS MICROELECTRODE ARRAY FOR EXTRACELLULAR STIMULATION ANDIV - 53
RECORDING OF ELECTROGENIC CELLS
Flavio Heer, Wendy Franks, Ian McKay, Stefano Taschini, Andreas Hierlemann, Henry Baltes, ETH Zuerich, Switzerland

BIO-P1.5: A C-LESS ASK DEMODULATOR FOR IMPLANTABLE NEURAL INTERFACINGIV - 57
CHIPS
Chua-Chin Wang, Ya-Hsin Hsueh, U. Fat Chio, Yu-Tzu Hsiao, National Sun Yat-Sen University, Taiwan

BIO-P2: BIOMEDICAL CIRCUITS AND SYSTEMS II

BIO-P2.1: A COMPARISON OF TWO SIMILARITY MEASURES IN INTENSITY-BASEDIV - 61
ULTRASOUND IMAGE REGISTRATION
Shuang Gao, Yang Xiao, Shao-hai Hu, Beijing Jiaotong University, China

BIO-P2.2: NONLINEAR TECHNIQUES AND NEURAL ACTIVITY: EMERGENT TRENDS INIV - 65
MEG DATA
Manuela La Rosa, Maide Bucolo, University of Catania, Italy; Gea Bucolo, Luigi Fortuna, Università di Catania, Italy; Mattia Frasca, University of Catania, Italy; David Shannahoff-Khalsa, University of California, San Diego, United States; Massimiliano Sorbello, University of Catania, Italy

BIO-P2.3: A NOVEL REPRESENTATION METHOD FOR ELECTROMYOGRAM (EMG)IV - 69
SIGNAL WITH PREDEFINED SIGNATURE AND ENVELOPE FUNCTIONAL BANK
Hakan Gürkan, Ümit Güz, B. Siddik Yarman, Isik University, Turkey

COMM-L1: COMMUNICATION ARCHITECTURES

COMM-L1.1: MEMORY OPTIMIZATION TECHNIQUES FOR UMTS CODE GENERATIONIV - 73
Daniele Lo Iacono, Ettore Messina, Giuseppe Avellone, Agostino Galluzzo, STMicroelectronics, Italy

COMM-L1.2: LOW COMPLEXITY SYSTEM-ON-CHIP ARCHITECTURES OFIV - 77
PARALLEL-RESIDUE-COMPENSATION IN CDMA SYSTEMS
Yuanbin Guo, Dennis McCain, Nokia, Inc., United States; Joseph Cavallaro, Rice University, United States

COMM-L1.3: POWER EFFICIENT ARCHITECTURE FOR (3,6)-REGULAR LOW-DENSITYIV - 81
PARITY-CHECK CODE DECODER
Yijun Li, Mahmoud Elassal, Magdy Bayoumi, University of Louisiana at Lafayette, United States

COMM-L1.4: AN EFFICIENT ARCHITECTURE FOR PEAK-TO-AVERAGE POWER RATIOIV - 85
REDUCTION IN OFDM SYSTEMS IN THE PRESENCE OF PULSE-SHAPING FILTERING
Theodoros Giannopoulos, Vassilis Paliouras, University of Patras, Greece

**COMM-L1.5: AN EFFICIENT MEMORY COMPRESSION SCHEME FOR 8k FFT IN A DVB-TIV - 89
RECEIVER AND THE CORRESPONDING ERROR MODEL**

Stamatis Krommydas, Vassilis Paliouras, University of Patras, Greece

COMM-L2: CDMA SYSTEMS

**COMM-L2.1: A NOVEL MULTIPATH SEARCHER IMPLEMENTATION FOR WCDMAIV - 93
RECEIVERS**

Eugene Grayver, Eugene Grayver, United States; Ahmed ElTawil, Jean-François Frigon, University of California, Los Angeles, United States; Kambiz Shoarinejad, Ali-Azam Abbasfar, Danijela Cabric, Innovics Wireless, United States

COMM-L2.2: LOW POWER FLEXIBLE RAKE RECEIVERS FOR WCDMA.....IV - 97

Boris Andreev, Edward Titlebaum, Eby G. Friedman, University of Rochester, United States

**COMM-L2.3: A SIMPLE STF-OFDM TRANSMISSION SCHEME WITH MAXIMUMIV - 101
FREQUENCY DIVERSITY GAIN**

Sang-Soon Park, Han-Kyoung Kim, Heung-Ki Baik, Chonbuk National University, Republic of Korea

COMM-L2.4: LOW-POWER DESIGN FOR CELL SEARCH IN W-CDMA.....IV - 105

Chi-Fang Li, Yuan-Sun Chu, National Chung Cheng University, Taiwan; Wern-Ho Sheen, National Chiao Tung University, Taiwan

**COMM-L2.5: IMPROVEMENT OF FUZZY POWER CONTROL FOR DS-CDMA CELLULARIV - 109
MOBILE SYSTEM HAVING VARIABLE NUMBER OF USERS**

Wasimon Panichpattanakul, Watit Bejapolakul, Chulalongkorn University, Thailand

COMM-L3: ULTRA WIDE BAND SYSTEMS

**COMM-L3.1: ANALYSIS OF HIGHER-ORDER N-TONE SIGMA-DELTA MODULATORS FORIV - 113
ULTRA WIDEBAND COMMUNICATIONS**

Kai-Chuan Chang, Gerald Sobelman, Ebrahim Saberinia, Ahmed Tewfik, University of Minnesota, United States

**COMM-L3.2: 3-STATE PSEUDORANDOM NOISE (PN) SEQUENCE 3-PULSE REFERENCEIV - 117
SHARING ULTRA WIDEBAND SYSTEM**

Chun Yi Lee, Chris Toumazou, Imperial College London, United Kingdom

COMM-L3.3: REFERENCE SHARING ULTRA WIDEBAND COMMUNICATION SYSTEMIV - 121

Chun Yi Lee, Chris Toumazou, Imperial College London, United Kingdom

**COMM-L3.4: DESIGN OF A LOW-COMPLEXITY RECEIVER FOR IMPULSE-RADIOIV - 125
ULTRA-WIDEBAND COMMUNICATION SYSTEMS**

Chia-Hsiang Yang, Yu-Hsuan Lin, Shih-Chun Lin, Tzi-Dar Chiueh, National Taiwan University, Taiwan

**COMM-L3.5: A CMOS IMPULSE GENERATOR FOR UWB WIRELESS COMMUNICATIONIV - 129
SYSTEMS**

Youngkyun Jeong, University of Texas, Arlington, United States; Sungyong Jung, University of Texas at Arlington, United States; Jin Liu, University of Texas, Dallas, United States

COMM-L4: OSCILLATOR DESIGN

COMM-L4.1: THE DESIGN OF A 14GHZ I/Q RING OSCILLATOR IN 0.18 μ m CMOS.....IV - 133

Yalcin Eken, John Uyemura, Georgia Institute of Technology, United States

COMM-L4.2: A MUTUAL-NEGATIVE-RESISTANCE QUADRATURE CMOS LC OSCILLATORIV - 137

Apisak Worapishet, S. Virunphun, M. Chongcheawchamnan, S. Srisathit, Mahanakorn University of Technology, Thailand

**COMM-L4.3: ANALYSIS OF OSCILLATOR AMPLITUDE CONTROL, AND ITS APPLICATIONIV - 141
TO AUTOMATIC TUNING OF QUALITY FACTOR FOR ACTIVE LC FILTERS**

Shaorui Li, Yannis Tsividis, Columbia University, United States

COMM-L4.4: A WIDE TUNING RANGE VCO USING CAPACITIVE SOURCE DEGENERATION.....IV - 145

Byunghoo Jung, Ramesh Harjani, University of Minnesota, United States

COMM-L4.5: BEHAVIOR MODELLING FOR LC TANK BASED OSCILLATORS.....IV - 149

Tamer Riad, Raafat Mansour, University of Waterloo, Canada

COMM-L5: PHASE LOCKED LOOPS (PLL) CIRCUITS AND ARCHITECTURES

**COMM-L5.1: ON THE DESIGN OF AN OFFSET-PLL MODULATION LOOP FOR THE EGSMIV - 153
BAND**

Amr Hafez, Cairo University, Egypt; Waleed Aboueldahab, Ahmed Helmy, MEMSCAP Egypt, Egypt

COMM-L5.2: PHASE LOCKED LOOP GAIN SHAPING FOR GIGAHERTZ OPERATION.....IV - 157

Krzysztof Iniewski, Simon Fraser University, Canada; Sebastian Magierowski, University of Toronto, Canada; Marek Syrzycki, Simon Fraser University, Canada

**COMM-L5.3: PHASE-LOCKED LOOP ARCHITECTURE FOR ADAPTIVE JITTERIV - 161
OPTIMIZATION**

Socrates Vamvakos, University of California, Berkeley, United States; Carl Werner, Rambus, Inc., United States; Borivoje Nikolic, University of California, Berkeley, United States

COMM-L5.4: FAST-SWITCHING ANALOG PLL WITH FINITE-IMPULSE RESPONSE.....IV - 165

Salvatore Levantino, Luca Romanò, Carlo Samori, Politecnico di Milano, Italy; Andrea Lacaita, Politecnico di Milano / IFN-CNR Sez. Milano, Italy

COMM-L5.5: A NOVEL ULTRA HIGH-SPEED FLIP-FLOP-BASED FREQUENCY DIVIDER.....IV - 169

Ravindran Mohanavelu, Payam Heydari, University of California, Irvine, United States

COMM-L6: DECODING FOR COMMUNICATION SYSTEMS

**COMM-L6.1: REED-SOLOMON BEHAVIORAL VIRTUAL COMPONENT FORIV - 173
COMMUNICATION SYSTEMS**

Emmanuel Casseau, Bertrand Le Gal, UBS University, France; Christophe Jego, ENST Bretagne, France; Nathalie Le Heno, Turbo Concept, France; Eric Martin, UBS University, France

**COMM-L6.2: A HIGH THROUGHPUT LIMITED SEARCH TRELIS DECODER FORIV - 177
CONVOLUTIONAL CODE DECODING**

Tong Zhang, Rensselaer Polytechnic Institute, United States

**COMM-L6.3: A LOW-POWER, HARD-DECISION ANALOGUE CONVOLUTIONAL DECODERIV - 181
USING THE MODIFIED FEEDBACK DECODING ALGORITHM**

Billy Tomatsopoulos, Andreas Demosthenous, University College London, United Kingdom

COMM-L6.4: A NEW DIGITAL SIGNATURE SCHEME.....IV - 185

Alaa Eldin Fahmy, Wael Badawy, University of Calgary, Canada

COMM-L6.5: SCALEABLE CHECK NODE CENTRIC ARCHITECTURE FOR LDPC DECODER.....IV - 189

Rohit Singhal, Gwan Choi, Nathan Mickler, Prabhavati Koteeswaran, Texas A&M University, United States

COMM-L7: CIRCUITS FOR COMMUNICATIONS

**COMM-L7.1: DIRECT SIGMA DELTA GMSK MODULATOR MODELING AND DESIGN FORIV - 193
2.5G TX APPLICATIONS**

Nicola Lofù, Gianfranco Avitabile, Politecnico di Bari, Italy; Biagio Bisanti, Stefano Cipriani, Texas Instruments France, France

**COMM-L7.2: A RADIO-FREQUENCY CMOS ACTIVE INDUCTOR AND ITS APPLICATION INIV - 197
DESIGNING HIGH-Q FILTERS**

Haiqiao Xiao, Rolf Schaumann, W. Robert Daasch, Phillip Wong, Branimir Pejcinovic, Portland State University, United States

**COMM-L7.3: IMPLEMENTATION OF NOVEL SAMPLING AND RECONSTRUCTIONIV - 201
CIRCUITS IN DIGITAL RADIOS**

Yefim Poberezhskiy, Rockwell Scientific, United States; Gennady Poberezhskiy, Raytheon Company, United States

**COMM-L7.4: A HIGH SPEED TRANS-IMPEDANCE AMPLIFIER USING 0.13 μ M TRIPLE-WELLIV - 205
CMOS TECHNOLOGY**

Noushin Riahi, Alzahra University, Iran; Ali Fotowat Ahmady, Unistar Micro Technology Inc., Canada; Lawrence Loh, Silicon Bridge, Inc., United States

COMM-L7.5: 6.8MW 2.5GB/S AND 42.5MW 5GB/S 1:8 CMOS DEMULTIPLEXERSIV - 209

Shanfeng Cheng, José Silva-Martínez, Texas A&M University, United States

COMM-L8: OPTICAL COMMUNICATION

**COMM-L8.1: FOUR-CHANNEL SiGe TRANSIMPEDANCE AMPLIFIER ARRAY FOR PARALLELIV - 213
OPTICAL INTERCONNECTS**

Sung Min Park, Ewha Womans University, Republic of Korea

**COMM-L8.2: CMOS LIMITING OPTICAL PREAMPLIFIERS USING DYNAMIC BIASING FORIV - 217
WIDE DYNAMIC RANGE**

Sharon Goldberg, Stephen Liu, Sean Nicolson, Khoman Phang, University of Toronto, Canada

**COMM-L8.3: IMPROVED MULTICAST SWITCH ARCHITECTURE FOR OPTICAL CABLEIV - 221
TELEVISION AND VIDEO SURVEILLANCE NETWORKS**

Heikki Kariniemi, Jari Nurmi, Tampere University of Technology, Finland

**COMM-L8.4: RAPID BIT-ERROR-RATE MEASUREMENTS OF INFRARED COMMUNICATIONIV - 225
SYSTEMS**

Meng-Lin Hsia, Oscal T.-C. Chen, National Chung Cheng University, Taiwan; Huang-Tsung Chan, Sun-Chen Wang, Yaw-Tyng Wu, Chung-Cheng University, Taiwan

**COMM-L8.5: EFFICIENT ANALYSIS OF MULTILAYERED BROADSIDE EDGE-COUPLEDIV - 229
ANISOTROPIC STRUCTURES FOR MICROWAVE APPLICATIONS**

Mohamed Lamine Tounsi, Abdfelhamid Khodja, USTHB University, Algeria; Mustapha Chérif-Eddine Yagoub, University of Ottawa, Canada

COMM-L9: FREQUENCY SYNTHESIZERS

**COMM-L9.1: DIRECT DIGITAL FREQUENCY SYNTHESIZER WITH MULTI-STAGE LINEARIV - 233
INTERPOLATION**

Hiroomi Hikawa, Oita University, Japan

**COMM-L9.2: A 5.1-GHz CMOS PLL BASED INTEGER-N FREQUENCY SYNTHESIZERIV - 237
WITH RIPPLE-FREE CONTROL VOLTAGE AND IMPROVED ACQUISITION TIME**

Sadeka Ali, Martin Margala, University of Rochester, United States

**COMM-L9.3: HIGH-SPEED RF MULTI-MODULUS PRESCALER ARCHITECTURE FORIV - 241
SIGMA-DELTA FRACTIONAL-N PLL FREQUENCY SYNTHESIZERS**

Ahmed Wafa, Ayman Ahmed, MEMSCAP Egypt, Egypt

**COMM-L9.4: A NEW PRESCALER FOR FULLY INTEGRATED 5-GHz CMOS FREQUENCYIV - 245
SYNTHESIZER**

Chin-Sheng Chen, Robert C. Chang, National Chung Hsing University, Taiwan

**COMM-L9.5: A 5-GHZ DELTA-SIGMA PLL FREQUENCY SYNTHESIZER FOR WLANIV - 249
APPLICATIONS**

Sau-Mou Wu, Wei-Liang Chen, Yuan Ze University, Taiwan

COMM-L10: RECEIVERS ARCHITECTURE AND DESIGN

**COMM-L10.1: CMOS INTEGRATED TRANSFORMER-FEEDBACK Q-ENHANCED LCIV - 253
BANDPASS FILTER FOR WIRELESS RECEIVERS**

Wesley Gee, Phillip Allen, Georgia Institute of Technology, United States

**COMM-L10.2: AN IIP2 CALIBRATION TECHNIQUE FOR DIRECT CONVERSIONIV - 257
RECEIVERS**

Mikko Hotti, Jussi Ryyänen, Helsinki University of Technology, Finland; Kalle Kivekäs, Nokia Research Center, Finland; Kari Halonen, Helsinki University of Technology, Finland

COMM-L10.3: UMTS/GSM MULTI MODE RECEIVER DESIGNIV - 261

Horst Fischer, Frank Henkel, Michael Engels, Peter Waldow, IMST GmbH, Germany

**COMM-L10.4: A CMOS MULTI-STANDARD RECEIVER ARCHITECTURE FOR ISM AND UNIIIV - 265
BAND APPLICATIONS**

Ho-Kwon Yoon, Mohammed Ismail, The Ohio State University, United States

**COMM-L10.5: A 5GHZ DIRECT-CONVERSION RECEIVER WITH DC OFFSETIV - 269
CORRECTION**

Paul Laferriere, Carleton University, Canada; Dave Rahn, Cognio Canada, Inc., Canada; Calvin Plett, John Rogers, Carleton University, Canada

COMM-L11: RF AMPLIFIERS FOR COMMUNICATIONS

**COMM-L11.1: GAIN BANDWIDTH CONSIDERATIONS IN FULLY INTEGRATEDIV - 273
DISTRIBUTED AMPLIFIERS IMPLEMENTED IN SILICON**

Rony Amaya, Jorge Aguirre, Calvin Plett, Carleton University, Canada

**COMM-L11.2: AN EXACT ANALYSIS OF CLASS-E POWER AMPLIFIERS FOR RFIV - 277
COMMUNICATIONS**

Brett Klehn, Syed Islam, Rochester Institute of Technology, United States

**COMM-L11.3: A POWER CONSTRAINED SIMULTANEOUS NOISE AND INPUT MATCHINGIV - 281
LOW NOISE AMPLIFIER DESIGN TECHNIQUE**

Trung-Kien Nguyen, Yang-Moon Su, Sang-Gug Lee, Information and Communications University, Republic of Korea

COMM-L11.4: INDUCTIVE PEAKING IN WIDEBAND CMOS CURRENT AMPLIFIERSIV - 285

Bendong Sun, University of Waterloo, Canada; Fei Yuan, Ryerson University, Canada; Ajoy Opal, University of Waterloo, Canada

**COMM-L11.5: A DC-6 GHZ, 50 DB DYNAMIC RANGE, SIGE HBT TRUE LOGARITHMICIV - 289
AMPLIFIER**

Chris Holdenried, TRILabs, Canada; Jim Haslett, University of Calgary, Canada

COMM-L12: CLOCK/DATA RECOVERY

COMM-L12.1: A 5-Gb/s 1/8-RATE CMOS CLOCK AND DATA RECOVERY CIRCUITIV - 293

Jin Kyu Kwon, Tae Kwan Heo, Sang-Bock Cho, University of Ulsan, Republic of Korea; Sung Min Park, Ewha Womans University, Republic of Korea

COMM-L12.2: A HIGH-SPEED LOW-VOLTAGE PHASE DETECTOR FOR CLOCK RECOVERY FROM NRZ DATA	IV - 297
<i>Francesco Centurelli, Università di Roma, Italy; Massimo Pozzoni, STMicroelectronics, Italy; Giuseppe Scotti, Alessandro Trifiletti, Università di Roma, Italy</i>	
COMM-L12.3: A CMOS 10GB/S CLOCK AND DATA RECOVERY CIRCUIT WITH A NOVEL ADJUSTABLE KPD PHASE DETECTOR	IV - 301
<i>Xinyu Chen, Michael Green, University of California, Irvine, United States</i>	
COMM-L12.4: A 1/8-RATE CLOCK AND DATA RECOVERY ARCHITECTURE FOR HIGH-SPEED COMMUNICATION SYSTEMS	IV - 305
<i>Pedram Sameni, University of British Columbia, Canada; Shahriar Mirabbasi, Univeristy of British Columbia, Canada</i>	
COMM-L12.5: AN INTERPOLATION FILTER BASED ON SPLINE FUNCTIONS FOR NON-SYNCHRONIZED TIMING RECOVERY	IV - 309
<i>Afshin Haftbaradaran, Ken Martin, Universtiy of Toronto, Canada</i>	
 COMM-L13: RF CIRCUITS AND SYSTEMS	
COMM-L13.1: A LINEARIZATION TECHNIQUE FOR RF LOW NOISE AMPLIFIER	IV - 313
<i>Chunyu Xin, Edgar Sánchez-Sinencio, Texas A&M University, United States</i>	
COMM-L13.2: A SELF-SYNCHRONIZED RF-INTERCONNECT FOR 3-DIMENSIONAL INTEGRATED CIRCUITS	IV - 317
<i>Qun Gu, Zhiwei Xu, Jenwei Ko, Szukang Hsien, M. Frank Chang, University of California, Los Angeles, United States</i>	
COMM-L13.3: 2.4 GHz RF DOWN-CONVERSION MIXERS IN STANDARD CMOS TECHNOLOGY	IV - 321
<i>Arif Siddiqi, Tadeusz Kwasniewski, Carleton University, Canada</i>	
COMM-L13.4: A 0.18μm CMOS 900 MHz RECEIVER FRONT-END USING RF Q-ENHANCED FILTERS	IV - 325
<i>Chris DeVries, Ralph Mason, Carleton University, Canada</i>	
COMM-L13.5: ADAPTABLE MOS CURRENT MODE LOGIC FOR USE IN A MULTI-BAND RF PRESCALER	IV - 329
<i>Mark Houlgate, Daniel Olszewski, Karim Abdelhalim, Leonard MacEachern, Carleton University, Canada</i>	
 COMM-P1: COMMUNICATION ARCHITECTURES AND SYSTEMS I	
COMM-P1.1: A NOVEL MEMORYLESS AES CIPHER ARCHITECTURE FOR NETWORKING APPLICATIONS	IV - 333
<i>Yeong-Kang Lai, Li-Chung Chang, National Chung Hsing University, Taiwan</i>	
COMM-P1.2: COUPLING EFFECTS IN AN INTEGRATED BEAM-FORMING TRANSMITTER	IV - 337
<i>Svetoslav Gueorguiev, Saska Lindfors, Aalborg University, Denmark</i>	
COMM-P1.3: ENHANCED PARALLEL INTERFERENCE CANCELLATION USING DECORRELATOR FOR THE BASE-STATION RECEIVER	IV - 341
<i>Archana Chidanandan, Rose-Hulman Institute of Technology, United States; Magdy Bayoumi, University of Louisiana at Lafayette, United States</i>	
COMM-P1.4: DIGITAL RECEIVER ARCHITECTURES FOR THE 802.15.4 STANDARD	IV - 345
<i>Nicola Scolari, Swiss Federal Institute of Technology (EPFL), Switzerland; Christian Enz, Swiss Federal Institute of Technology (EPFL) / Centre Suisse d'Electronique et de Microtechnique, Switzerland</i>	

COMM-P2: COMMUNICATION CIRCUITS DESIGN I

COMM-P2.1: TRANSCEIVER CIRCUITS FOR PULSE-BASED ULTRA-WIDEBANDIV - 349

Takahide Terada, Shingo Yoshizumi, Yukitoshi Sanada, Tadahiho Kuroda, Keio University, Japan

COMM-P2.2: DESIGN AND COMPARISON OF CMOS CURRENT MODE LOGIC LATCHES.....IV - 353

Muhammad Usama, Tadeusz Kwasniewski, Carleton University, Canada

COMM-P2.3: A FAST-LOCK DLL WITH POWER-ON RESET CIRCUITIV - 357

Kuo-Hsing Chen, Yu-Lung Lo, National Central University, Taiwan

COMM-P2.4: HIGH-SPEED AND WIDE-TUNING-RANGE LC FREQUENCY DIVIDERSIV - 361

Ken Yamamoto, Takayasu Norimatsu, Minoru Fujishima, University of Tokyo, Japan

**COMM-P2.5: IMPROVING THE ACQUISITION TIME OF A PLL-BASED, INTEGER-NIV - 365
FREQUENCY SYNTHESIZER**

Syed Irfan Ahmed, Ralph Mason, Carleton University, Canada

COMM-P3: COMPUTATION KERNELS AND IP FOR COMMUNICATION SYSTEMS I

**COMM-P3.1: SHUNT-PEAKING IN MCML GATES AND ITS APPLICATION IN THE DESIGNIV - 369
OF A 20 GB/S HALF-RATE PHASE DETECTOR**

Hung Tien Bui, Yvon Savaria, École Polytechnique de Montréal, Canada

**COMM-P3.2: A NOVEL 1.5V CMFB CMOS DOWN-CONVERSION MIXER DESIGN FORIV - 373
IEEE 802.11A WLAN SYSTEMS**

Xuezheng Wang, Robert Weber, Degang Chen, Iowa State University, United States

**COMM-P3.3: A CMOS LOW POWER BUFFER BASED BANDPASS IF FILTER FORIV - 377
BLUETOOTH**

Hussain Al-Zaher, Mohammad K. Al-Ghamdi, King Fahd University of Petroleum & Minerals, Saudi Arabia

**COMM-P3.4: BANDPASS SIGMA-DELTA (S-D) ARCHITECTURE BASED EFFICIENT FMIV - 381
DEMODULATOR FOR SOFTWARE RADIO**

Saman Abeysekera, Nanyang Technological University, Singapore

**COMM-P3.5: A LOW-POWER LOW-VOLTAGE NMOS BULK-MIXER WITH 20 GHZIV - 385
BANDWIDTH IN 90 NM CMOS**

Christoph Kienmayer, Technical University of Vienna, Austria / Infineon Technologies AG, Germany; Marc Tiebout, Werner Simbürger, Infineon Technologies AG, Germany; Arpad L. Scholtz, Technical University of Vienna, Austria

COMM-P4: COMMUNICATION CIRCUITS DESIGN II

**COMM-P4.1: A SIMPLE AND ROBUST SUPER-REGENERATIVE OSCILLATOR FOR THEIV - 389
2.4GHZ ISM BAND**

Pere Palà-Schönwälder, F. Xavier Moncunill-Geniz, Francisco del Águila López, Jordi Bonet-Dalmau, M. Rosa Giralt-Mas, Universitat Politècnica de Catalunya, Spain

**COMM-P4.2: A 10GBASE-LX4 RECEIVER FRONT END TRANSIMPEDANCE AMPLIFIER ANDIV - 393
LIMITING AMPLIFIER**

Hung-Chieh Tsai, Jyh-Yih Yeh, Wei-Hsuan Tu, Tai-Cheng Lee, Chorng-Kuang Wang, National Taiwan University, Taiwan

**COMM-P4.3: SIMULTANEOUS BI-DIRECTIONAL SIGNALING WITH ADAPTIVEIV - 397
PRE-EMPHASIS**

Ming-ta Hsieh, Gerald Sobelman, University of Minnesota, United States

COMM-P4.4: 1000BASE-T GIGABIT ETHERNET BASEBAND DSP IC DESIGNIV - 401

Hsiu-ping Lin, Nancy Fang-Yih Chen, Jyh-Ting Lai, An-Yeu (Andy) Wu, National Taiwan University, Taiwan

**COMM-P4.5: A NEW FULL CMOS 2.5-V TWO-STAGE LINE DRIVER WITH VARIABLE GAINIV - 405
FOR ADSL APPLICATIONS**

Saeid Mehrmanesh, Sharif University of Technology, Iran; Seyed Mojtaba Atarodi, MixeCore Design, United States; Hesam Aslanzadeh, Saeed Saeedi, Amin Quasem Safarian, Sharif University of Technology, Iran

COMM-P5: COMPUTATION KERNELS AND IP FOR COMMUNICATION SYSTEMS II

COMM-P5.1: A CLASS A/B LOW POWER AMPLIFIER FOR WIRELESS SENSOR NETWORKSIV - 409

Yuen-Hui Chee, Jan Rabaey, Ali M. Niknejad, University of California, Berkeley, United States

**COMM-P5.2: CHARACTERISTICS AND MODELING OF A BROADBAND TRANSMISSION-LINEIV - 413
TRANSFORMER**

Arto Malinen, Kari Stadius, Kari Halonen, Helsinki University of Technology, Finland

**COMM-P5.3: A LOW-IF/ZERO-IF RECONFIGURABLE RECEIVER WITH TWO-STEPIV - 417
CHANNEL SELECTION TECHNIQUE FOR MULTISTANDARD APPLICATIONS**

Pui-In Mak, University of Macau, Macao SAR of China; Seng-Pan U., University of Macau / Chipidea Microelectronics Ltd., Macao SAR of China; Rui Paulo Martins, University of Macau, Macao SAR of China

**COMM-P5.4: A LOW-POWER, 10 GHZ BACK-GATED TUNED VOLTAGE CONTROLLEDIV - 421
OSCILLATOR WITH AUTOMATIC AMPLITUDE AND TEMPERATURE COMPENSATION**

Rizwan Murji, Jamal Deen, McMaster University, Canada

COMM-P5.5: JITTER IN HIGH-SPEED SERIAL AND PARALLEL LINKSIV - 425

Pavan Kumar Hanumolu, Oregon State University, United States; Bryan Casper, Randy Mooney, Intel Corporation, United States; Gu-Yeon Wei, Harvard University, United States; Un-Ku Moon, Oregon State University, United States

COMM-P6: WIRELESS SYSTEMS AND HIGH SPEED SYSTEMS

**COMM-P6.1: EXPERIMENTAL RESULTS OF A TYPE-BASED PREDISTORTER FOR SSPAIV - 429
LINEARIZATION**

Xinping Huang, Pierre Tardif, Mario Caron, Communications Research Centre Canada, Canada

**COMM-P6.2: R&D PLATFORM FOR MAN SCALE WIRELESS AD HOC NETWORKS -IV - 433
TOWARDS A HARDWARE DEMONSTRATOR FOR 4G+ SYSTEMS -**

Peter Rauschert, Arasch Honarbacht, Anton Kummert, University of Wuppertal, Germany

**COMM-P6.3: OPTIMIZATION METHOD FOR DESIGNING FILTER BANK CHANNELIZERIV - 437
OF A SOFTWARE DEFINED RADIO USING VERTICAL COMMON SUBEXPRESSION ELIMINATION**

A.p. Vinod, E. M.-K. Lai, A. B. Premkumar, C. T. Lau, Nanyang Technological University, Singapore

**COMM-P6.4: A LOW-POWER CROSSTALK-INSENSITIVE SIGNALING SCHEME FORIV - 441
CHIP-TO-CHIP COMMUNICATION**

Kamran Farzan, David Johns, University of Toronto, Canada

**COMM-P6.5: POWER SPECTRAL DENSITY OF TRANSMIT REFERENCE DOUBLET TRAINSIV - 445
AND REFERENCE SHARING DOUBLET TRAINS IN ULTRA WIDEBAND SYSTEMS**

Chun Yi Lee, Chris Toumazou, Imperial College London, United Kingdom

COMM-P7: COMMUNICATION ARCHITECTURES AND SYSTEMS II

**COMM-P7.1: BURST RECEIVER FOR UPSTREAM COMMUNICATIONS OVER TWISTEDIV - 449
PAIR LINES**

Alex Paek, Hichem Besbes, Yu Zhang, Ted Burk, Saf Asghar, Celite Milbrandt, Bruce Webb, Celite Systems, United States

COMM-P7.2: A NOVEL I/Q MISMATCH COMPENSATION SCHEME FOR A LOW-IFIV - 453
RECEIVER FRONT-END

Jérémie Chabloz, Christian Enz, CSEM, Switzerland

COMM-P7.3: TUNABLE MATCHING NETWORKS FOR FUTURE MEMS-BASEDIV - 457
TRANSCEIVERS

Amro Elshurafa, Ezz I. El-Masry, Dalhousie University, Canada

COMM-P7.4: ON VARIOUS LOW-HARDWARE-COMPLEXITY LMS ALGORITHMS FORIV - 461
ADAPTIVE I/Q CORRECTION IN QUADRATURE RECEIVERS

Ediz Çetin, Izzet Kale, Richard Morling, University of Westminster, United Kingdom

COMM-P7.5: A NEW NDA TIMING ERROR DETECTOR FOR BPSK AND QPSK WITH ANIV - 465
EFFICIENT HARDWARE IMPLEMENTATION FOR ASIC-BASED AND FPGA-BASED WIRELESS RECEIVERS

Yair Linn, University of British Columbia, Canada

COMM-P8: CIRCUITS AND NETWORKS FOR COMMUNICATIONS

COMM-P8.1: A CMOS-MEMS MAGNETIC THIN-FILM INDUCTOR FOR RADIOIV - 469
FREQUENCY AND INTERMEDIATE FREQUENCY FILTER CIRCUITS

Gang Zhang, Richard Carley, Carnegie Mellon University, United States

COMM-P8.2: DIFFERENTIATING NETWORK CONVERSATION FLOW FOR INTRUSIONIV - 473
DETECTION AND DIAGNOSTICS

John McEachen, Naval Postgraduate School, United States; John Zachary, University of South Carolina, United States; Daniel Ettlich, Naval Postgraduate School, United States

COMM-P8.3: VLSI IMPLEMENTATION ISSUES OF LATTICE DECODERS FOR MIMOIV - 477
SYSTEMS

Zhan Guo, Peter Nilsson, Lund University, Sweden

COMM-P8.4: A CALIBRATION METHOD FOR PLLS BASED ON TRANSIENT RESPONSE.....IV - 481

Marco Cassia, Technical University of Denmark, Denmark; Peter Shah, RF Magic, United States; Erik Bruun, Technical University of Denmark, Denmark

GTC-L1: GRAPH ALGORITHMS AND APPLICATIONS I

GTC-L1.1: MODELING AND DIAGNOSIS OF ANALOG CIRCUITS WITH PROBABILISTICIV - 485
GRAPHICAL MODELS

Christian Borgelt, University of Magdeburg, Germany; Daniela Girimonte, Giuseppe Acciani, Politechnic of Bari, Italy

GTC-L1.2: A FAST ALGORITHM FOR CROSSPOINT ASSIGNMENT UNDER CROSSTALKIV - 489
CONSTRAINTS WITH SHIELDING EFFECTS

Keiji Kida, Xiaoke Zhu, Changwen Zhuang, SII EDA Technologies, Inc., Japan; Yasuhiro Takashima, Shigetoshi Nakatake, University of Kitakyushu, Japan

GTC-L1.3: ON RELATION BETWEEN NON-DISJOINT DECOMPOSITION ANDIV - 493
MULTIPLE-VERTEX DOMINATORS

Elena Dubrova, Maxim Teslenko, Andrés Martinelli, Royal Institute of Technology (KTH), Sweden

GTC-L1.4: STUDIES ON DISTRIBUTED ALGORITHM FOR NETWORK FLOWIV - 497
OPTIMIZATION PROBLEM BASED ON TIE-SET FLOW VECTOR SPACE

Yuki Shibata, Haruki Kubo, Hitoshi Watanabe, Soka University, Japan

GTC-L1.5: UNFOLDING OF PETRI NETS WITH SEMILINEAR REACHABILITY SETIV - 501

Atsushi Ohta, Kohkichi Tsuji, Aichi Prefectural University, Japan

GTC-P1: GRAPH ALGORITHMS AND APPLICATIONS II

GTC-P1.1: S-SEQUENCE : A NEW FLOORPLAN REPRESENTATION METHODIV - 505 PRESERVING ROOM ABUTMENT RELATIONSHIPS

Yohei Ishimaru, Keishi Sakanushi, Shinsuke Kobayashi, Yoshinori Takeuchi, Masaharu Imai, Osaka University, Japan

GTC-P1.2: CALCULATION OF NON-MIXED SECOND DERIVATIVES IN MULTIRATEIV - 509 SYSTEMS THROUGH SIGNAL FLOW GRAPH TECHNIQUES

Andrea Arcangeli, Stefano Squartini, Francesco Piazza, Università Politecnica delle Marche, Italy

GTC-P1.3: CHAOTIC SEQUENCES IN ACO ALGORITHMSIV - 513

Flavio Cannavó, Luigi Fortuna, Mattia Frasca, Luca Patané, University of Catania, Italy

GTC-P1.4: CONSTRUCTION OF LINEARLY TRANSFORMED PLANAR BDD BY WALSHIV - 517 COEFFICIENTS

Mark Karpovsky, Boston University, United States; Radomir Stankovic, Faculty of Electronics, Yugoslavia; Jaakko Astola, Tampere University of Technology, Finland

GTC-P1.5: NEW GRAPH-BASED ALGORITHMS FOR PARTITIONING VLSI CIRCUITSIV - 521

Christopher Augeri, United States Air Force Academy, United States; Hesham Ali, University of Nebraska-Omaha, United States

GTC-P2: GRAPH ALGORITHMS AND APPLICATIONS III

GTC-P2.1: MULTI-LAYER CONSTRAINED VIA MINIMIZATION WITH CONJUGATEIV - 525 CONFLICT CONTINUATION GRAPHS

Rung-Bin Lin, Shu-Yu Chen, Yuan Ze University, Taiwan

GTC-P2.2: A COMPARISON OF GRAPH COLORING HEURISTICS FOR REGISTERIV - 529 ALLOCATION BASED ON COALESCING IN INTERVAL GRAPHS

Thomas Zeithofer, Bernhard Wess, Vienna University of Technology, Austria

NLCS-L1: OSCILLATORS DESIGN AND IMPLEMENTATION

NLCS-L1.1: A LOW PHASE NOISE 2.0V 900MHZ CMOS VOLTAGE CONTROLLED RINGIV - 533 OSCILLATOR

Dean Badillo, Motorola, Inc., United States; Sayfe Kiaei, Arizona State University, United States

NLCS-L1.2: SINGLE ENDED RAIL-TO-RAIL CMOS OTA BASED VARIABLE-FREQUENCYIV - 537 RING-OSCILLATOR

Hervé Barthélemy, L2MP-Polytech, France; Stéphane Meillère, L2MP-Toulon, France; Sylvain Bourdel, L2MP-Polytech, France

NLCS-L1.3: A PRECISE 90° QUADRATURE OTA-C VCO BETWEEN 50-130 MHzIV - 541

Bernabé Linares-Barranco, Teresa Serrano-Gotarredona, J. Ramos-Martos, J. Ceballos-Cáceres, J. M. Mora, Alejandro Linares-Barranco, Instituto de Microelectrónica de Sevilla (IMSE), Spain

NLCS-L1.4: A 2.4GHZ LOW-POWER LOW-PHASE-NOISE CMOS VCO USING SPIRALIV - 545 INDUCTORS AND JUNCTION VARACTORS

Jie Long, Robert Weber, Iowa State University, United States

NLCS-L1.5: FULLY CURRENT CONTROLLABLE AM/FM MODULATOR AND QUADRATUREIV - 549 SINUSOIDAL OSCILLATOR BASED ON CCCIs

Montree Siripruchyanun, Poolsak Koseeyaporn, King Mongkut's Institute of Technology North Bangkok, Thailand; Jeerasuda Koseeyaporn, Paramote Wardkein, King Mongkut's Institute of Technology Ladkrabang, Thailand

NLCS-L2: PLLS DESIGN, IMPLEMENTATION AND APPLICATION

NLCS-L2.1: MODELING, DESIGN AND CHARACTERIZATION OF A NEW LOW JITTERIV - 553 ANALOG DUAL TUNING LC-VCO PLL ARCHITECTURE

Roberto Nonis, University of Udine, Italy; Nicola Da Dalt, Infineon Technologies AG, Austria; Pierpaolo Palestri, Luca Selmi, University of Udine, Italy

NLCS-L2.2: SPECTRAL SHAPING BY GENERALIZED TRANSFER FUNCTION DESIGN INIV - 557 FREQUENCY MODULATION SIGMA DELTA SYNTHESIZERS

Soeren Sappok, Andre Kruth, Guerkan Ordu, Ralf Wunderlich, Stefan Heinen, RWTH Aachen, Germany

NLCS-L2.3: THE DESIGN OF A DIFFERENTIAL CMOS CHARGE PUMP FOR HIGHIV - 561 PERFORMANCE PHASE-LOCKED LOOPS

Bortecene Terlemez, John Uyemura, Georgia Institute of Technology, United States

NLCS-L2.4: FREQUENCY SYNTHESIZER FOR ON-CHIP TESTING AND AUTOMATEDIV - 565 TUNING

Ari Y. Valero-López, Alberto Valdes-Garcia, Edgar Sánchez-Sinencio, Texas A&M University, United States

NLCS-L2.5: AN ADPLL CIRCUIT USING A DDPS FOR GENLOCK APPLICATIONS.....IV - 569

Dorin Emil Calbaza, Ioan Cordos, Nigel Seth-Smith, Gennum Corporation, Canada; Yvon Savaria, École Polytechnique de Montréal, Canada

NLCS-L3: CHAOS-BASED METHODOLOGIES FOR SECURITY

NLCS-L3.1: RESONANCE PROPERTIES OF CHEBYSHEV CHAOTIC SEQUENCES.....IV - 573

Tomohiro Yoshimura, Tohru Kohda, Kyushu University, Japan

NLCS-L3.2: RSA ENCRYPTION ALGORITHM BASED ON TORUS AUTOMORPHISMSIV - 577

Ljupco Kocarev, Marjan Sterjev, University of California, San Diego, United States; Paolo Amato, STMicroelectronics, Italy

NLCS-L3.3: A DOUBLE SCROLL BASED TRUE RANDOM BIT GENERATOR.....IV - 581

Müstak E. Yalçin, Johan Suykens, Joos Vandewalle, Katholieke Universiteit Leuven, Belgium

NLCS-L3.4: POST-PROCESSING OF DATA GENERATED BY A CHAOTIC PIPELINED ADCIV - 585 FOR THE ROBUST GENERATION OF PERFECTLY RANDOM BITSTREAMS

Stefano Poli, Sergio Allegari, Riccardo Rovatti, University of Bologna, Italy; Gianluca Setti, University of Ferrara, Italy

NLCS-L3.5: A NOVEL CFAR INTRUSION DETECTION METHOD USING CHAOTICIV - 589 STOCHASTIC RESONANCE

Di He, Henry Leung, University of Calgary, Canada

NLCS-L4: NONLINEAR DYNAMICS AND CHAOS IN COMMUNICATIONS I: MODULATION AND CODING

NLCS-L4.1: OPTIMAL CHAOS SHIFT KEYING COMMUNICATIONS WITH CORRELATIONIV - 593 DECODING

Ji Yao, University of Birmingham, United Kingdom

NLCS-L4.2: OPTIMUM NONCOHERENT FM-DCSK DETECTOR: APPLICATION OFIV - 597 CHAOTIC GML DECISION RULE

Géza Kolumbán, Gábor Kis, Budapest University of Technology and Economics, Hungary; Francis C. M. Lau, Chi K. Michael Tse, The Hong Kong Polytechnic University, Hong Kong SAR of China

NLCS-L4.3: GENERALIZED CORRELATION-DELAY-SHIFT-KEYING SCHEME FORIV - 601 NONCOHERENT CHAOS-BASED COMMUNICATION SYSTEMS

Wai M. Tam, Francis C. M. Lau, Chi K. Michael Tse, The Hong Kong Polytechnic University, Hong Kong SAR of China

NLCS-L4.4: AN IMPROVED MULTIPLE ACCESS SCHEME FOR CHAOS-BASED DIGITAL COMMUNICATIONS USING ADAPTIVE RECEIVERS	IV - 605
<i>Wai M. Tam, Francis C. M. Lau, Chi K. Michael Tse, The Hong Kong Polytechnic University, Hong Kong SAR of China</i>	
NLCS-L4.5: ON DISTRIBUTIONS OF MULTIPLE ACCESS INTERFERENCE FOR SPREAD SPECTRUM COMMUNICATION SYSTEMS USING M-PHASE SPREADING SEQUENCES OF MARKOV CHAINS	IV - 609
<i>Hiroshi Fujisaki, Kanazawa University, Japan</i>	
NLCS-L5: NONLINEAR DYNAMICS AND CHAOS IN COMMUNICATIONS II: CODING AND TRAFFIC	
NLCS-L5.1: PULSE SHAPING AND SIR-ENERGY TRADE-OFF IN CHAOS-BASED ASYNCHRONOUS DS-CDMA	IV - 613
<i>Riccardo Rovatti, University of Bologna, Italy; Gianluca Setti, Gianluca Mazzini, University of Ferrara, Italy</i>	
NLCS-L5.2: MARKOVIAN SS CODES IMPLY INVERSION-FREE CODE ACQUISITION IN ASYNCHRONOUS DS/CDMA SYSTEMS	IV - 617
<i>Nobuoki Eshima, Oita Medical University, Japan; Yutaka Jitsumatsu, Tohru Kohda, Kyushu University, Japan</i>	
NLCS-L5.3: A PRACTICAL ALGORITHM FOR TURBO-DECODING ENHANCEMENT	IV - 621
<i>Dejan Spasov, University of California, San Diego, United States; Gian Mario Maggio, STMicroelectronics, United States; Ljupco Kocarev, University of California, San Diego, United States</i>	
NLCS-L5.4: ANALYSIS AND EFFECTS OF RETRANSMISSION MECHANISMS ON DATA NETWORK PERFORMANCE	IV - 625
<i>Sabato Manfredi, Franco Garofalo, University of Naples Federico II, Italy; Mario di Bernardo, University of Sannio, Italy</i>	
NLCS-L5.5: ANALYSIS OF INTERNET TOPOLOGY DATA	IV - 629
<i>Johnson Chen, Ljiljana Trajkovic, Simon Fraser University, Canada</i>	
NLCS-L6: NONLINEAR CIRCUITS MODELLING	
NLCS-L6.1: DISTORTION ANALYSIS OF NONLINEAR NETWORKS BASED ON SPICE-ORIENTED HARMONIC BALANCE METHOD	IV - 633
<i>Yoshihiro Yamagami, Hiroo Yabe, Yoshifumi Nishio, Tokushima University, Japan; Akio Ushida, Tokushima Bunri University, Japan</i>	
NLCS-L6.2: A TOOL FOR THE INTEGRATION OF NEW VHDL-AMS MODELS IN SPICE	IV - 637
<i>Marco Zorzi, Francesco Franzè, Nicolo Speciale, Guido Masetti, University of Bologna, Italy</i>	
NLCS-L6.3: EVENT-DRIVEN SIMULATION AND MODELING OF AN RF OSCILLATOR	IV - 641
<i>Robert Staszewski, Chan Fernando, Texas Instruments, Inc., United States; Poras Balsara, University of Texas, Dallas, United States</i>	
NLCS-L6.4: FITTING OF 2-DIMENSIONAL POLYNOMIAL DEVICE MODEL BASED ON SIMULATED VOLTAGE AND CURRENT SPECTRA	IV - 645
<i>Janne Aikio, Timo Rahkonen, University of Oulu, Finland</i>	
NLCS-L6.5: SIMPLE RC MODELS OF DISTRIBUTED RC LINES IN CONSIDERATION WITH THE DELAY TIME	IV - 649
<i>Masato Ogata, Yoshiaki Okabe, Tetsuo Nishi, Kyushu University, Japan</i>	
NLCS-L7: MODELLING AND ANALYSIS OF NONLINEAR SYSTEMS	
NLCS-L7.1: POLYPHASE REPRESENTATION OF MULTIRATE VOLTERRA FILTERS	IV - 653
<i>David Schwingshackl, Infineon Technologies AG, Austria; Gernot Kubin, Graz University of Technology, Austria</i>	

NLCS-L7.2: NONLINEAR DYNAMICS OF GEAR-SHIFTING DIGITAL PHASE-LOCKED LOOPSIV - 657
Raymond Flynn, Orla Feely, UCD, Ireland

NLCS-L7.3: A NOVEL METHOD FOR IDENTIFYING CUBICALLY NONLINEAR SYSTEMSIV - 661
USING MINIMALLY BANDPASS SAMPLED DATA
Ching-Hsiang Tseng, National Taiwan Ocean University, Taiwan

NLCS-L7.4: PWL IDENTIFICATION OF DYNAMICAL SYSTEMS: SOME EXAMPLESIV - 665
Oscar De Feo, Swiss Federal Institute of Technology, Lausanne, Switzerland; Marco Storace, University of Genova, Italy

NLCS-L7.5: PATTERN DETECTION IN NOISY SIGNALS.....IV - 669
Markus Christen, Albert Kern, Jan-Jan van der Vyver, Ruedi Stoop, University of Zürich / ETH Zürich, Switzerland

NLCS-L8: NONLINEAR CIRCUITS ANALYSIS AND DESIGN

NLCS-L8.1: SPIKE POSITION MAP WITH QUANTIZED STATE AND ITS APPLICATION TOIV - 673
ALGORITHMIC A/D CONVERTER
Hiroshi Hamanaka, Hiroyuki Torikai, Toshimichi Saito, HOSEI University, Japan

NLCS-L8.2: SIGMA-DELTA A/D FUZZY CONVERTER.....IV - 677
Gianluca Giustolisi, Gaetano Palumbo, Università degli Studi di Catania, Italy

NLCS-L8.3: NOISE ROBUSTNESS CONDITION FOR CHAOTIC MAPS WITH PIECEWISEIV - 681
CONSTANT INVARIANT DENSITY
Fabio Pareschi, Gianluca Setti, University of Ferrara, Italy; Riccardo Rovatti, University of Bologna, Italy

NLCS-L8.4: STRUCTURE AND INFORMATION CONTENT IN SEQUENCES FROM THEIV - 685
SINGLE-LOOP SIGMA-DELTA MODULATOR WITH DC INPUT
Frank Dachsel, Stefan Quitzk, Dresden University of Technology, Germany

NLCS-L8.5: SPECTRAL ALIASING EFFECTS OF PWM SIGNALS WITH TIME-QUANTIZEDIV - 689
SWITCHING INSTANTS
Stefano Santi, Riccardo Rovatti, University of Bologna, Italy; Gianluca Setti, University of Ferrara, Italy

NLCS-L9: SWITCHING CIRCUITS AND SYSTEMS: BIFURCATION ANALYSIS AND CONTROL

NLCS-L9.1: HOPF-LIKE TRANSITIONS IN NONSMOOTH DYNAMICAL SYSTEMSIV - 693
Gerard Olivar, Universita Politecnica de Catalunya, Spain; Fabiola Angulo, Universidad Nacional de Colombia, Colombia; Mario di Bernardo, University of Sannio, Italy

NLCS-L9.2: GRAZING BIFURCATIONS IN PERIODIC HYBRID SYSTEMS.....IV - 697
Vaibhav Donde, University of Illinois at Urbana-Champaign, United States; Ian Hiskens, University of Wisconsin-Madison, United States

NLCS-L9.3: ANALYSIS OF BIFURCATION IN SWITCHED DYNAMICAL SYSTEMS WITHIV - 701
PERIODICALLY MOVING BORDERS: APPLICATION TO POWER CONVERTERS
Yue Ma, Hiroshi Kawakami, University of Tokushima, Japan; Chi K. Michael Tse, Hong Kong Polytechnic University, Hong Kong SAR of China

NLCS-L9.4: CONTROLLING LIMIT CYCLES IN PLANAR DYNAMICAL SYSTEMS: AIV - 705
NONSMOOTH BIFURCATION APPROACH
Fabiola Angulo, Universidad Nacional de Colombia, Colombia; Enric Fossas, Institut d'Organitzacio i Control, Spain; Gerard Olivar, Universitat Politècnica de Catalunya, Spain; Mario di Bernardo, University of Bristol, United Kingdom / University of Sannio, Italy

**NLCS-L9.5: DITHER FOR CHATTERING REDUCTION IN SLIDING MODE CONTROLIV - 709
SYSTEMS**

Luigi Iannelli, University of Napoli Federico II, Italy; Francesco Vasca, University of Sannio, Italy

NLCS-L10: NONLINEAR CIRCUITS AND ARRAYS

**NLCS-L10.1: PULSE-EXCITED RC NONAUTONOMOUS CHAOTIC OSCILLATORIV - 713
STRUCTURES**

Ahmed Elwakil, Sharjah University, United Arab Emirates; Serdar Özoguz, Istanbul Technical University, Turkey

**NLCS-L10.2: TOWARDS FULL CHARACTERIZATION OF CONTINUOUS SYSTEMS INIV - 716
TERMS OF PERIODIC ORBITS**

Zbigniew Galias, AGH University of Science and Technology, Poland

NLCS-L10.3: A BINARY-QUANTIZED PSEUDO-DIFFUSION SYSTEMIV - 720

Hisato Fujisaka, Daisuke Hamano, Masahiro Sakamoto, Takeshi Kamio, Hiroshima City University, Japan

NLCS-L10.4: SYNCHRONIZATION IN SYSTEMS COUPLED VIA COMPLEX NETWORKSIV - 724

Chai Wah Wu, IBM T. J. Watson Research Center, United States

**NLCS-L10.5: GLOBAL ADAPTIVE SYNCHRONIZATION BASED UPON POLYTOPICIV - 728
OBSERVERS**

Floriane Anstett, Gilles Millerieux, Gerard Bloch, Centre de Recherche en Automatique de Nancy, France

NLCS-L11: APPLICATIONS OF NONLINEAR CIRCUITS

NLCS-L11.1: CHAOS CONTROL IN PERMANENT MAGNET SYNCHRONOUS MOTORIV - 732

Ding Liu, Haipeng Ren, Xi'an University of Technology, China; Xiaoyan Liu, University of Waterloo, Canada

**NLCS-L11.2: SELF-INDUCED OSCILLATIONS IN COUPLED FLUXGATE MAGNETOMETER:IV - 736
A NOVEL APPROACH TO OPERATING THE MAGNETIC SENSORS**

Visarath In, Andy Kho, Adi Bulsara, SPAWAR Systems Center San Diego, United States; Antonio Palacios, San Diego State University, United States; Salvatore Baglio, B. Ando, University of Catania, Italy; Patrick Longhini, San Diego State University, United States; Joseph D. Neff, Brian Meadows, SPAWAR Systems Center San Diego, United States

**NLCS-L11.3: DESIGN OF BURSTING IN TWO-DIMENSIONAL DISCRETE-TIME NEURONIV - 740
MODELS**

Hiroto Tanaka, Toshimitsu Ushio, Osaka University, Japan

**NLCS-L11.4: LOW POWER REAL TIME ELECTRONIC NEURON VLSI DESIGN USINGIV - 744
SUBTHRESHOLD TECHNIQUE**

Young Jun Lee, Jihyun Lee, Yong-Bin Kim, Joseph Ayers, Northeastern University, United States; A. Volkovskii, A. Selverston, H. Abarbanel, M. Rabinovich, University of California, San Diego, United States

NLCS-L11.5: LINEARIZATION OF CMOS LNA'S VIA OPTIMUM GATE BIASINGIV - 748

Vladimir Aparin, Gary Brown, Qualcomm, Inc., United States; Lawrence E. Larson, University of California, San Diego, United States

NLCS-P1: NONLINEAR CIRCUITS ANALYSIS AND DESIGN I

**NLCS-P1.1: A LOW POWER AND HIGH SPEED CMOS VOLTAGE-CONTROLLED RINGIV - 752
OSCILLATOR**

Mónico Linares-Aranda, Daniel Pacheco, Instituto Nacional de Astrofísica, Óptica y Electrónica, Mexico

**NLCS-P1.2: DESIGN AND IMPLEMENTATION OF CMOS DISTRIBUTED MIXERS ANDIV - 756
OSCILLATORS FOR WIDE-BAND RF FRONT-END**

Yogesh Ramadass, Nirmal Chakrabarti, Indian Institute of Technology, Kharagpur, India

**NLCS-P1.3: NOVEL ARCHITECTURES OF CLASS AB CMOS MIRRORS WITHIV - 760
PROGRAMMABLE GAIN**

Chandrika Durbha, Jaime Ramírez Angulo, New Mexico State University, United States; Antonio J. López-Martín, Public University of Navarra, Spain; Ramon Gonzalez Carvajal, Escuela Superior de Ingenieros, Spain

**NLCS-P1.4: TWO LOW-VOLTAGE HIGH-SPEED CMOS FREQUENCY-INSENSITIVE PWMIV - 764
SIGNAL GENERATORS BASED ON RELAXATION OSCILLATOR**

Montree Siripruchyanun, Poolsak Koseeyaporn, King Mongkut's Institute of Technology North Bangkok, Thailand; Jeerasuda Koseeyaporn, Paramote Wardkein, King Mongkut's Institute of Technology Ladkrabang, Thailand

NLCS-P1.5: A CLOSED-FORM PHASE NOISE SOLUTION FOR AN IDEAL LC OSCILLATOR.....IV - 768

Hua Zhang, University of Texas, Dallas, United States; Jianzhong Zhang, Nokia Research Center, United States; Dian Zhou, Jin Liu, University of Texas, Dallas, United States; Liangjun Jiang, University of Central Florida, United States; Yan Pan, Texas Instruments, Inc., United States

NLCS-P2: NONLINEAR CIRCUITS ANALYSIS AND DESIGN II

**NLCS-P2.1: STABILITY ANALYSIS OF POWER CIRCUIT COMPRISING VIRTUALIV - 772
INDUCTANCE**

Octavian Dranga, Hirohito Funato, Satoshi Ogasawara, Utsunomiya University, Japan; Chi K. Michael Tse, Hong Kong Polytechnic University, Hong Kong SAR of China; Herbert Iu, University of Western Australia, Australia

NLCS-P2.2: AN UNLIMITED LOCK RANGE DLL FOR CLOCK GENERATORIV - 776

Kwangoh Kim, Nohman Park, Taekyu Kim, Dawintech, Inc., Republic of Korea

**NLCS-P2.3: DESIGN AND SIMULATION OF FRACTIONAL-N PLL FREQUENCYIV - 780
SYNTHESIZERS**

Mücahit Kozak, Eby G. Friedman, University of Rochester, United States

**NLCS-P2.4: MAINTAINING CHAOS IN AN ASSOCIATIVE CHAOTIC NEURAL NETWORKIV - 784
EXHIBITING INTERMITTENCY**

Masaharu Adachi, Tokyo Denki University, Japan

NLCS-P2.5: A MIXED PLL/DLL ARCHITECTURE FOR LOW JITTER CLOCK GENERATION.....IV - 788

Yong-Cheol Bae, Gu-Yeon Wei, Harvard University, United States

NLCS-P3: NONLINEAR CIRCUITS AND SYSTEMS ANALYSIS AND APPLICATION I

**NLCS-P3.1: EXPERIMENTAL EVIDENCE FOR AMPLITUDE DEATH INDUCED BYIV - 792
DYNAMIC COUPLING: VAN DER POL OSCILLATORS**

Keiji Konishi, Future University, Hakodate, Japan

**NLCS-P3.2: BIFURCATION ANALYSIS IN A PIECEWISE-SMOOTH SYSTEM WITHIV - 796
PERIODIC THRESHOLD**

Takuji Kousaka, Masahiko Mori, Fukuyama University, Japan

**NLCS-P3.3: ON THE SYNCHRONIZATION REGION IN NETWORKS OF COUPLEDIV - 800
OSCILLATORS**

Paolo Checco, Politecnico di Torino, Italy; Ljupco Kocarev, University of California, San Diego, United States; Gian Mario Maggio, STMicroelectronics / University of California, United States; Mario Biey, Politecnico di Torino, Italy

**NLCS-P3.4: NONLINEAR DYNAMICS OF A NONIDEAL SIGMA-DELTA MODULATOR WITHIV - 804
PERIODIC INPUT**

Emer Condon, Orla Feely, University College Dublin, Ireland

NLCS-P4: NONLINEAR CIRCUITS AND SYSTEMS ANALYSIS AND APPLICATION II

NLCS-P4.1: HYPERREAL OPERATING POINTS FOR NONLINEAR TRANSFINITE NETWORKSIV - 808

Armen Zemanian, State University of New York at Stony Brook, United States

NLCS-P4.2: ROBUST THREE-STATE PFD ARCHITECTURE WITH ENHANCED FREQUENCY ACQUISITION CAPABILITIESIV - 812

Francesco Centurelli, Stefano Costi, Mauro Olivieri, Università di Roma, Italy; Salvatore Pennisi, Università di Catania, Italy; Alessandro Trifiletti, Università di Roma, Italy

NLCS-P4.3: TWO-SIDED PROJECTION METHOD IN VARIATIONAL EQUATION MODEL ORDER REDUCTION OF NONLINEAR CIRCUITSIV - 816

Lihong Feng, Xuan Zeng, Jiarong Tong, Fudan University, China; Charles Chiang, Synopsys, Inc., United States; Dian Zhou, University of Texas, Dallas, United States

NLCS-P4.4: SMALL WORLD EFFECTS IN NETWORKS: AN ENGINEERING INTERPRETATIONIV - 820

Sabato Manfredi, University of Naples Federico II, Italy; Mario di Bernardo, University of Sannio, Italy; Franco Garofalo, University of Naples Federico II, Italy

SEN-L1: IMAGE SENSORS I

SEN-L1.1: A TIME-TO-FIRST SPIKE CMOS IMAGER.....IV - 824

Xin Qi, Xiaochuan Guo, John Harris, University of Florida, United States

SEN-L1.2: SECOND GENERATION OF HIGH DYNAMIC RANGE, ARBITRATED DIGITAL IMAGERIV - 828

Eugenio Culurciello, Ralph Etienne-Cummings, Johns Hopkins University, United States

SEN-L1.3: ANALOG INTEGRATED CIRCUIT FOR DETECTION OF APPROACHING OBJECT AGAINST MOVING BACKGROUND BASED ON LOWER ANIMAL VISIONIV - 832

Kimihiro Nishio, Hiroo Yonezu, Shinya Sawa, Yoichi Yoshikawa, Yuzo Furukawa, Toyohashi University of Technology, Japan

SEN-L1.4: ADAPTIVE MULTIPLE RESOLUTION CMOS ACTIVE PIXEL SENSOR.....IV - 836

Evgeny Artyomov, Orly Yadid-Pecht, Ben-Gurion University, Israel

SEN-L1.5: A TIME-BASED CMOS IMAGE SENSORIV - 840

Qiang Luo, National Semiconductor, United States; John Harris, University of Florida, United States

SEN-L2: VISION SENSORS

SEN-L2.1: SELF-BIASING LOW POWER ADAPTIVE PHOTORECEPTOR.....IV - 844

Tobi Delbrück, Daniel Oberhoff, ETH/Univ. Zürich, Switzerland

SEN-L2.2: NORMAL OPTICAL FLOW MEASUREMENT ON A CMOS APS IMAGERIV - 848

Swati Mehta, Ralph Etienne-Cummings, Johns Hopkins University, United States

SEN-L2.3: HIGH SPEED AND HIGH RESOLUTION CURRENT WINNER-TAKE-ALL CIRCUIT IN CONJUNCTION WITH ADAPTIVE THRESHOLDINGIV - 852

Alexander Fish, Vadim Milrud, Orly Yadid-Pecht, Ben-Gurion University, Israel

SEN-L2.4: AN ELECTRONIC CALIBRATION SCHEME FOR LOGARITHMIC CMOS PIXELS.....IV - 856

Bhaskar Choubey, University of Oxford, United Kingdom; Satoshi Aoyama, Renesas Technology Corp., Japan; Dileepan Joseph, Stephen Otim, Steve Collins, University of Oxford, United Kingdom

SEN-L2.5: LINEAR CURRENT MODE IMAGER WITH LOW FIX PATTERN NOISEIV - 860
Viktor Gruev, Ralph Etienne-Cummings, Johns Hopkins University, United States; Timothy K. Horiuchi, University of Maryland, United States

SEN-L3: MEMS AND SENSORY SYSTEMS

SEN-L3.1: A CIRCUIT TO MODEL AN IONIC POLYMER-METAL COMPOSITE AS ACTUATOR.....IV - 864
Claudia Bonomo, Luigi Fortuna, Salvatore Graziani, Dino Mazza, University of Catania, Italy

**SEN-L3.2: HIGHLY SENSITIVE SILICON MICRO-G ACCELEROMETERS WITH OPTICALIV - 868
OUTPUT**
Salvatore Baglio, Salvatore Castorina, University of Catania, Italy; Jaume Esteve, Centro Nacional de Microelectrónica (CNM), Spain; Nicolò Savalli, University of Catania, Italy

**SEN-L3.3: DETECTION AND COMPENSATION OF SENSOR MALFUNCTION IN TIMEIV - 872
DELAY BASED DIRECTION OF ARRIVAL ESTIMATION**
Tuomo Pirinen, Jari Yli-Hietanen, Pasi Pertilä, Ari Visa, Tampere University of Technology, United States

**SEN-L3.4: AN RF POWERED, WIRELESS TEMPERATURE SENSOR IN QUARTER MICRONIV - 876
CMOS**
Fatih Kocer, Paul M. Walsh, Michael P. Flynn, University of Michigan, United States

**SEN-L3.5: SILICON ON SAPPHIRE CMOS ARCHITECTURES FOR INTERFEROMETRICIV - 880
ARRAY READOUT**
Francisco Tejada, Andreas G. Andreou, Johns Hopkins University, United States; Joseph Miragliotta, Robert Osiander, Danielle Wesolek, Johns Hopkins University Applied Physics Lab, United States

SEN-L4: CHEMICAL, ACOUSTIC, OLFACTORY AND NEUROMORPHIC SENSORS

**SEN-L4.1: BEARING ANGLE ESTIMATION FOR SONAR MICRO-ARRAY USING ANALOG VLSIIV - 884
SPATIOTEMPORAL PROCESSING**
Matthew Clapp, Ralph Etienne-Cummings, Johns Hopkins University, United States

**SEN-L4.2: A MONOLITHIC FULLY-DIFFERENTIAL CMOS GAS SENSOR MICROSYSTEMIV - 888
FOR MICROHOTPLATE TEMPERATURES UP TO 450°C**
Diego Barrettino, Markus Graf, Kay-Uwe Kirstein, Andreas Hierlemann, Henry Baltes, Swiss Federal Institute of Technology (ETH), Zürich, Switzerland

**SEN-L4.3: A LOW-VOLTAGE, CHEMICAL SENSOR INTERFACE FOR SYSTEMS-ON-CHIP:IV - 892
THE FULLY-DIFFERENTIAL POTENTIOSTAT**
Steven Martin, Fadi Gebara, Timothy Strong, Richard Brown, University of Michigan, United States

SEN-L4.4: A MIXED-MODE TEMPERATURE CONTROL CIRCUIT FOR GAS SENSORSIV - 896
Raimon Casanova, José Luis Merino, Ángel Dieguez, University of Barcelona, Spain; Sebastià Bota, Universitat de les Illes Balears, Spain; Josep Samitier, University of Barcelona, Spain

**SEN-L4.5: A VLSI MODEL OF THE BAT LATERAL SUPERIOR OLIVE FOR AZIMUTHALIV - 900
ECHOLOCATION**
R. Z. Shi, Timothy K. Horiuchi, University of Maryland, United States

SEN-P1: NETWORK SENSORS AND MEMS

**SEN-P1.1: CLUSTERING ROUTING ALGORITHM USING GAME-THEORETICIV - 904
TECHNIQUES FOR WSNS**
Zeng-Wei Zheng, Zhao-Hui Wu, Huai-Zhong Lin, Zhejiang University, China

SEN-P1.2: TOWARD A CIRCUIT THEORY FOR SENSOR NETWORKS WITH FADING CHANNELS	IV - 908
<i>Martin Haenggi, University of Notre Dame, United States</i>	
SEN-P1.3: A 2-MB/S, UHF-BAND, WIRELESS SENSOR NODE FOR REAL-TIME MULTI-POINT SENSING	IV - 912
<i>Koji Fujii, Jun Terada, Junichi Kodate, Tsuneo Tsukahara, Shin'ichiro Mutoh, Yuichi Kado, NTT Corporation, Japan</i>	
SEN-P1.4: ELECTRICAL CONNECTIVITY ANALYSIS OF A MEMS MICROPACKAGE	IV - 916
<i>Sazzadur Chowdhury, Majid Ahmadi, University of Windsor, Canada; William Miller, University of Windsor, Canada</i>	
SEN-P1.5: SURFACE MICROMACHINING IN SILICON ON SAPPHIRE CMOS TECHNOLOGY	IV - 920
<i>Francisco Tejada, Andreas G. Andreou, Johns Hopkins University, United States; Dennis Wickenden, Arthur Francomacaro, Johns Hopkins University Applied Physics Lab, United States</i>	
 SEN-P2: NEUROMORPHIC AND SENSORY SYSTEMS	
SEN-P2.1: A 2-DIMENSIONAL ACTIVE COCHLEAR MODEL FOR ANALOG VLSI IMPLEMENTATION	IV - 924
<i>Hisako Shiraishi, André van Schaik, University of Sydney, Australia</i>	
SEN-P2.2: AN ALTERNATIVE ANALOG VLSI IMPLEMENTATION OF THE MEDDIS INNER HAIR CELL MODEL	IV - 928
<i>Alistair McEwan, Oxford University, United Kingdom; André van Schaik, University of Sydney, Australia</i>	
SEN-P2.3: ELIMINATION OF QUANTIZATION EFFECTS IN MEASURED TEMPORAL NOISE	IV - 932
<i>Leif Lindgren, Linköping University, Sweden</i>	
SEN-P2.4: CHARGE-BASED PREDICTION CIRCUITS FOR FOCAL PLANE IMAGE COMPRESSION	IV - 936
<i>Walter Leon, Sina Balkir, Khalid Sayood, Michael Hoffman, University of Nebraska-Lincoln, United States</i>	
SEN-P2.5: MINIMIZATION OF POWER DISSIPATION OF ANALOG CHANNEL-SELECT FILTER AND NYQUIST-RATE A/D CONVERTER IN UTRA/FDD	IV - 940
<i>Jarkko Jussila, Kari Halonen, Helsinki University of Technology, Finland</i>	
 SEN-P3: IMAGE SENSORS II	
SEN-P3.1: A SINGLE-CHIP CMOS VISUAL ORIENTATION SENSOR	IV - 944
<i>Reid Harrison, University of Utah, United States</i>	
SEN-P3.2: A HIGH SPEED CENTROID COMPUTATION CIRCUIT IN ANALOG VLSI	IV - 948
<i>Ananth Bashyam, Paul Furth, Michael Giles, New Mexico State University, United States</i>	
SEN-P3.3: MINIPIX: FOCAL PLANE TEMPORAL FREQUENCY IMAGE PROCESSOR	IV - 952
<i>Alasdair Sutherland, Alister Hamilton, David Renshaw, Yaxiong Zhang, University of Edinburgh, United Kingdom; Mark Glover, QinetiQ Ltd, United Kingdom</i>	
SEN-P3.4: ALOHA CMOS IMAGER	IV - 956
<i>Eugenio Culurciello, Andreas G. Andreou, Johns Hopkins University, United States</i>	
SEN-P3.5: CMOS APS IMAGER EMPLOYING 3.3V 12 BIT 6.3 MS/S PIPELINED ADC	IV - 960
<i>Shy Hamami, Leonid Fleshel, Orly Yadid-Pecht, Ben-Gurion University, Israel</i>	

BSP-L1: BLIND SIGNAL PROCESSING I

BSP-L1.1: FREQUENCY DOMAIN BLIND SOURCE SEPARATION USING SMALL AND LARGE SPACING SENSOR PAIRS V - 1

Ryo Mukai, Hiroshi Sawada, Shoko Araki, Shoji Makino, NTT Corporation, Japan

BSP-L1.2: GRADIENT FLOW BEARING ESTIMATION WITH BLIND IDENTIFICATION OF MULTIPLE SIGNALS AND INTERFERENCE V - 5

Milutin Stanacevic, Gert Cauwenberghs, Johns Hopkins University, United States; Larry Riddle, Signal Systems Corporation, United States

BSP-L1.3: NONLINEAR ICA SOLUTIONS FOR CONVOLUTIVE MIXING OF PNL MIXTURES V - 9

Daniele Vigliano, Aurelio Uncini, Raffaele Parisi, Università degli Studi di Roma, Italy

BSP-L1.4: BLIND SEPARATION WITH GAUSSIAN MIXTURE MODEL FOR CONVOLUTIVELY MIXED SOURCES V - 13

Masashi Ohata, Toshiharu Mukai, RIKEN BMC Research Center, Japan; Kiyotoshi Matsuoka, Kyushu Institute of Technology, Japan

BSP-L1.5: BLIND ESTIMATION AND EQUALIZATION OF TIME-VARYING CHANNELS USING THE INTERACTING MULTIPLE MODEL ESTIMATOR V - 17

Ziauddin Kamran, Thiagalingam Kirubarajan, Alex Gershman, McMaster University, Canada

BSP-P1: BLIND SIGNAL PROCESSING II

BSP-P1.1: NEW ALGORITHM FOR BLIND ADAPTIVE EQUALIZATION BASED ON CONSTANT MODULUS CRITERION V - 21

Yajun Kou, Wu-Sheng Lu, Andreas Antoniou, University of Victoria, Canada

BSP-P1.2: SEQUENTIAL BLIND EXTRACTION OF MIXED SOURCE SIGNALS WITH GUARANTEED CONVERGENCE V - 25

Derong Liu, Sanqing Hu, University of Illinois, United States

BSP-P1.3: A VERTICAL LAYERED SPACE-TIME CODE AND ITS BLIND SYMBOL DETECTION V - 29

Ke Deng, Qinye Yin, Ming Luo, Zheng Zhao, Xi'an Jiaotong University, China

BSP-P1.4: BLIND SOURCE RECOVERY FOR NON-MINIMUM PHASE SURROUNDINGS V - 33

Khurram Waheed, San Diego State University, United States; Fathi M. Salem, Michigan State University, United States

BSP-P1.5: SPARSE COMPONENT ANALYSIS OF OVERCOMPLETE MIXTURES BY IMPROVED BASIS PURSUIT METHOD V - 37

Pando Georgiev, Andrzej Cichocki, Brain Science Institute, RIKEN, Japan

BSP-P2: BLIND SIGNAL PROCESSING III

BSP-P2.1: A DUAL MODE DECISION FEEDBACK EQUALIZER EMPLOYING THE CONJUGATE GRADIENT ALGORITHM V - 41

Yihai Zhang, Aaron Gulliver, University of Victoria, Canada

BSP-P2.2: BLIND UPLINK SPACE-TIME CHANNEL ESTIMATION FOR SPACE-TIME CODED MULTICARRIER CODE DIVISION MULTIPLE ACCESS SYSTEMS V - 45

Yanxing Zeng, Qinye Yin, Le Ding, Xi'an Jiaotong University, China; Ke Deng, Xi'an Jiaotong University, China

BSP-P2.3: A POLYNOMIAL METHOD FOR BLIND IDENTIFICATION OF MIMO CHANNELS..... V - 49
Weizhou Su, Wei Xing Zheng, University of Western Sydney, Australia

CAD-L1: PLACEMENT AND ROUTING I

CAD-L1.1: FAST FORCE-DIRECTED /SIMULATED EVOLUTION HYBRID FOR V - 53
MULTIOBJECTIVE VLSI CELL PLACEMENT

Sadiq Sait Mohammed, King Fahd University of Petroleum & Minerals, Saudi Arabia; Junaid Asim Khan, University of British Columbia, Canada

CAD-L1.2: SIMULTANEOUS DELAY AND POWER OPTIMIZATION IN GLOBAL PLACEMENT V - 57
Mongkol Ekpanyapong, Karthik Balakrishnan, Vidit Nanda, Sung Kyu Lim, Georgia Institute of Technology, United States

CAD-L1.3: MODULE PLACEMENT BASED ON QUADRATIC PROGRAMMING AND V - 61
RECTANGLE PACKING USING LESS FLEXIBILITY FIRST PRINCIPLE

Sheqin Dong, Zhong Yang, Xianlong Hong, Tsinghua University, China; Yu-liang Wu, The Chinese University of Hong Kong, Hong Kong SAR of China

CAD-L1.4: PERFORMANCE AND RLC CROSSTALK DRIVEN GLOBAL ROUTING V - 65
Ling Zhang, Tong Jing, Xianlong Hong, Jingyu Xu, Tsinghua University, China; Jinjun Xiong, Lei He, University of California, Los Angeles, United States

CAD-L1.5: MULTI-LAYER FLOORPLANNING FOR RELIABLE SYSTEM-ON-PACKAGE..... V - 69
Pun Hang Shiu, Ramprasad Ravichandran, Siddharth Easwar, Sung Kyu Lim, Georgia Institute of Technology, United States

CAD-L2: PLACEMENT AND ROUTING II

CAD-L2.1: ROUTING RESOURCES CONSUMPTION ON M-ARCH AND X-ARCH..... V - 73
Bo-Kyung Choi, University of California, Los Angeles, United States; Charles Chiang, Jamil Kawa, Synopsys, Inc., United States; Majid Sarrafzadeh, University of California, Los Angeles, United States

CAD-L2.2: A PLACEMENT ALGORITHM FOR IMPLEMENTATION OF ANALOG LSI/VLSI V - 77
SYSTEMS

Lihong Zhang, Rabindra Raut, Concordia University, Canada; Yingtao Jiang, University of Nevada, United States

CAD-L2.3: RECURSIVELY COMBINE FLOORPLAN AND Q-PLACE IN MIXED MODE V - 81
PLACEMENT BASED ON CIRCUIT'S VARIETY OF BLOCK CONFIGURATION

Changqi Yang, Xianlong Hong, Tsinghua University, China; Hannah Honghua Yang, Intel Corporation, United States; Qiang Zhou, Yici Cai, Yongqiang Lu, Tsinghua University, China

CAD-L2.4: LAYER ASSIGNMENT ALGORITHM FOR RLC CROSSTALK MINIMIZATION V - 85
Bin Liu, Yici Cai, Qiang Zhou, Xianlong Hong, Tsinghua University, China

CAD-L2.5: CROSSTALK DRIVEN ROUTING RESOURCE ASSIGNMENT V - 89
Hailong Yao, Qiang Zhou, Xianlong Hong, Yici Cai, Tsinghua University, China

CAD-L3: ANALOG MODELING, SYNTHESIS & OPTIMIZATION I

CAD-L3.1: RF CIRCUIT SYNTHESIS USING PARTICLE SWARM OPTIMIZATION V - 93
Jinho Park, David Allstot, University of Washington, United States

CAD-L3.2: AN OPTIMIZATION-BASED TOOL FOR THE HIGH-LEVEL SYNTHESIS OF V - 97
DISCRETE-TIME AND CONTINUOUS-TIME SIGMA-DELTA MODULATORS IN THE MATLAB/SIMULINK ENVIRONMENT

Jesús Ruiz-Amaya, José M. de la Rosa, Fernando Medeiro, Francisco V. Fernández, Rocío del Río, Belén Pérez-Verdú, Angel Rodríguez-Vázquez, Instituto de Microelectrónica de Sevilla (IMSE), Spain

CAD-L3.3: A NOVEL ANALOG LAYOUT SYNTHESIS TOOL	V - 101
<i>Lihong Zhang, Ulrich Kleine, Otto-von-Guericke University of Magdeburg, Germany</i>	
CAD-L3.4: BEHAVIORAL MODELING OF ANALOG CIRCUITS BY DYNAMIC SEMI-SYMBOLIC ANALYSIS	V - 105
<i>Junjie Yang, Sheldon Tan, University of California, Riverside, United States</i>	
CAD-L3.5: COMPACT SEMICONDUCTOR DEVICE MODELING USING HIGHER LEVEL METHODS	V - 109
<i>Matt Francis, Vivek Chaudhary, Alan Mantooh, University of Arkansas, United States</i>	
 CAD-L4: ANALOG MODELING, SYNTHESIS & OPTIMIZATION II	
CAD-L4.1: CONSISTENT MODEL FOR DRAIN CURRENT MISMATCH IN MOSFETS USING THE CARRIER NUMBER FLUCTUATION THEORY	V - 113
<i>Hamilton Klimach, Universidade Federal de Santa Catarina / Universidade Federal do Rio Grande do Sul, Brazil; Alfredo Arnaud, Universidad de la República, Uruguay; Marcio Schneider, Carlos Galup-Montoro, Universidade Federal de Santa Catarina, Brazil</i>	
CAD-L4.2: SCALING RULES AND PARAMETER TUNING PROCEDURE FOR ANALOG DESIGN REUSE IN TECHNOLOGY MIGRATION	V - 117
<i>Alessandro Savio, Luigi Colalongo, Zsolt Miklos Kovács-Vajna, University of Brescia, Italy; Michele Quarantelli, PDF Solutions, Italy</i>	
CAD-L4.3: FAST SENSITIVITY ANALYSIS OF TRANSMISSION LINE NETWORKS	V - 121
<i>Natalie Nakhla, Anestis Dounavis, Ram Achar, Michel Nakhla, Carleton University, Canada</i>	
CAD-L4.4: FAST TIME-DOMAIN SYMBOLIC SIMULATION FOR SYNTHESIS OF SIGMA-DELTA ANALOG-DIGITAL CONVERTERS	V - 125
<i>Hui Zhang, Alex Doholi, State University of New York at Stony Brook, United States</i>	
CAD-L4.5: AN EFFICIENT ALGORITHM FOR TRANSIENT AND DISTORTION ANALYSIS OF MILDLY NONLINEAR ANALOG CIRCUITS	V - 129
<i>Junjie Yang, Sheldon Tan, University of California, Riverside, United States</i>	
 CAD-L5: DIGITAL CIRCUITS SYNTHESIS & OPTIMIZATION	
CAD-L5.1: GENERATION OF DISJOINT CUBES FOR MULTIPLE-VALUED FUNCTIONS.....	V - 133
<i>Bogdan Falkowski, Cicilia Lozano, Nanyang Technological University, Singapore; Susanto Rahardja, Institute for Infocomm Research, Singapore</i>	
CAD-L5.2: OUTPUT-PATTERN DIRECTED DECOMPOSITION FOR LOW POWER DESIGN.....	V - 137
<i>Chi-Wei Hu, TingTing Hwang, National Tsing Hua University, Taiwan</i>	
CAD-L5.3: FPGA IMPLEMENTATION OF CONTROLLER-DATAPATH PAIR IN CUSTOM IMAGE PROCESSOR DESIGN	V - 141
<i>Hongtu Jiang, Viktor Öwall, Lund University, Sweden</i>	
CAD-L5.4: LEAST LEAKAGE VECTOR ASSISTED TECHNOLOGY MAPPING FOR TOTAL POWER OPTIMIZATION	V - 145
<i>Yi-Ching Au, Chi-Ying Tsui, Hong Kong University of Science and Technology, Hong Kong SAR of China</i>	
CAD-L5.5: A PREDICTIVE METHODOLOGY FOR ACCURATE SUBSTRATE PARASITIC EXTRACTION	V - 149
<i>Ajit Sharma, Chenggang Xu, Oregon State University, United States; Wen Kung Chu, Nishath Verghese, Cadence Design Systems, United States; Terri Fiez, Kartikeya Mayaram, Oregon State University, United States</i>	

CAD-L6: MIXED SIGNAL CIRCUIT AND DEVICE MODELING

CAD-L6.1: MODELING AND OPTIMIZATION OF ON-CHIP SPIRAL INDUCTOR IN S-PARAMETER DOMAIN V - 153

Kenichi Okada, Tokyo Institute of Technology, Japan; Hiroaki Hoshino, Hidetoshi Onodera, Kyoto University, Japan

CAD-L6.2: A PHYSICAL AND ANALYTICAL MODEL FOR SUBSTRATE NOISE COUPLING ANALYSIS V - 157

Robert Shreeve, Terri Fiez, Kartikeya Mayaram, Oregon State University, United States

CAD-L6.3: AN IMPROVED Z-PARAMETER MACRO MODEL FOR SUBSTRATE NOISE COUPLING V - 161

Chenggang Xu, Terri Fiez, Kartikeya Mayaram, Oregon State University, United States

CAD-L6.4: A COUPLED ITERATIVE/DIRECT METHOD FOR EFFICIENT TIME-DOMAIN SIMULATION OF NONLINEAR CIRCUITS WITH POWER/GROUND NETWORKS V - 165

Zhao Li, C.-J. Richard Shi, University of Washington, United States

CAD-L6.5: MULTIGRID-BASED SUBSTRATE COUPLING MODEL EXTRACTION V - 169

João Silva, Luís Silveira, IST/INESC-ID/Cadence European Labs, Portugal

CAD-L7: INTERCONNECT AND CLOCK DISTRIBUTION

CAD-L7.1: PARTIAL RANDOM WALK FOR LARGE LINEAR NETWORK ANALYSIS..... V - 173

Weikun Guo, Sheldon Tan, University of California, Riverside, United States; Zuying Luo, Xianlong Hong, Tsinghua University, China

CAD-L7.2: MATRIX PENCIL BASED REALIZABLE REDUCTION FOR DISTRIBUTED INTERCONNECTS V - 177

Janet Meiling Wang, Omar Hafiz, University of Arizona, United States

CAD-L7.3: FREQUENCY DRIVEN REPEATER INSERTION FOR DEEP SUBMICRON V - 181

Nisar Ahmed, Mohammad Tehranipour, Dian Zhou, Mehrdad Nourani, University of Texas, Dallas, United States

CAD-L7.4: MODELING AND IMPLEMENTATION OF TWISTED DIFFERENTIAL ON-CHIP INTERCONNECTS FOR CROSSTALK NOISE REDUCTION V - 185

Ilhan Hatirnaz, Yusuf Leblebici, Swiss Federal Institute of Technology (EPFL), Switzerland

CAD-L7.5: DELAY BOUND BASED CMOS GATE SIZING TECHNIQUE..... V - 189

Alexandre Verle, Xavier Michel, Philippe Maurine, Nadine Azémard, Daniel Auvergne, Université de Montpellier II, France

CAD-L8: FUNDAMENTALS OF CAD ALGORITHMS

CAD-L8.1: IMPROVING SYMBOLIC ANALYSIS IN CMOS ANALOG INTEGRATED CIRCUITS..... V - 193

Jorge Aguila-Meza, Leticia Torres-Papaqui, Esteban Tlelo-Cuautle, INAOE, Mexico

CAD-L8.2: A SYSTEMATIC APPROACH FOR ANALYZING FAST ADDITION ALGORITHMS USING COUNTER TREE DIAGRAMS V - 197

Naofumi Homma, Jun Sakiyama, Taihei Wakamatsu, Takafumi Aoki, Tohoku University, Japan; Tatsuo Higuchi, Tohoku Institute of Technology, Japan

CAD-L8.3: HWP: A NEW INSIGHT INTO CANONICAL SIGNED DIGIT V - 201

Fei Xu, Chip-Hong Chang, Ching-Chuen Jong, Nanyang Technological University, Singapore

CAD-L8.4: FAST MULTILEVEL FLOORPLANNING FOR LARGE SCALE MODULES V - 205

Ching-Chung Hu, De-Sheng Chen, Yi-Wen Wang, Feng Chia University, Taiwan

CAD-L8.5: HOW MANY SOLUTIONS DOES A SAT INSTANCE HAVE?..... V - 209
Pushkin Pari, Lin Yuan, Gang Qu, University of Maryland, United States

CAD-L9: VERIFICATION, TESTING, AND VALIDATION

CAD-L9.1: A NEW GENERATION OF ISCAS BENCHMARKS FROM FORMAL VERIFICATION V - 213
OF HIGH-LEVEL MICROPROCESSORS

Miroslav Velev, Carnegie Mellon University, United States

CAD-L9.2: ESDINSPECTOR: A NEW LAYOUT-LEVEL ESD PROTECTION CIRCUITRY V - 217
DESIGN VERIFICATION TOOL USING A SMART-PARAMETRIC CHECKING MECHANISM

Rouying Zhan, Haigang Feng, Haolu Xie, Albert Wang, Illinois Institute of Technology, United States

CAD-L9.3: FAULT EQUIVALENCE AND DIAGNOSTIC TEST GENERATION USING ATPG V - 221

Andreas Veneris, Robert Chang, University of Toronto, Canada; Magdy S. Abadir, Motorola, Inc., United States; Mandana Amiri, University of British Columbia, Canada

CAD-L9.4: A HYBRID-TYPE TEST PATTERN GENERATING MECHANISM V - 225

Chuen-Yau Chen, An-Chi Hsu, National Yunlin University of Science and Technology, Taiwan

CAD-L9.5: PLACEMENT AND ROUTING OPTIMIZATION FOR CIRCUITS DERIVED FROM V - 229
BDDS

Thomas Eschbach, Albert-Ludwigs-University, Germany; Rolf Drechsler, University of Bremen, Germany; Bernd Becker, Albert-Ludwigs-University, Germany

CAD-L10: NEW AREAS IN CAD I

CAD-L10.1: L-SIMULATOR: A MAGPEEC-BASED NEW CAD TOOL FOR SIMULATING V - 233
MAGNETIC-ENHANCED IC INDUCTORS OF 3D ARBITRARY GEOMETRY

Haibo Long, Tsinghua University, China; Zhenghe Feng, Tsinghua University, China; Haigang Feng, Albert Wang, Illinois Institute of Technology, United States; Tianling Ren, Tsinghua University, China

CAD-L10.2: AN EFFICIENT APPROACH FOR HIERARCHICAL SUBMODULE EXTRACTION V - 237

Yi-Wei Lin, Jing-Yang Jou, National Chao Tung University, Taiwan

CAD-L10.3: ALGORITHM FOR YIELD DRIVEN CORRECTION OF LAYOUT..... V - 241

Yang Wang, Yici Cai, Xianlong Hong, Qiang Zhou, Tsinghua University, China

CAD-L10.4: SYMBOLIC NOISE ANALYSIS IN ANALOG INTEGRATED CIRCUITS..... V - 245

Carlos Sánchez-López, Esteban Tlelo-Cuautle, INAOE, Mexico

CAD-L10.5: AN EFFICIENT LOGIC EXTRACTION ALGORITHM USING PARTITIONING AND V - 249
CIRCUIT ENCODING

Lily Huang, Tai-Ying Jiang, Jing-Yang Jou, National Chiao Tung University, Taiwan; Heng-Liang Huang, Legend Design Technology, Taiwan

CAD-L11: NEW AREAS IN CAD II

CAD-L11.1: FREQUENCY-DOMAIN ERROR ANALYSIS OF LINEAR MULTISTEP METHODS V - 253

Giorgio Casinovi, Georgia Institute of Technology, United States; Giuseppe Veca, Università di Roma “La Sapienza”, Italy

CAD-L11.2: ENHANCING SCHEDULING SOLUTIONS THROUGH ANT COLONY V - 257
OPTIMIZATION

Shekhar Kopuri, Nazanin Mansouri, Syracuse University, United States

CAD-L11.3: SYNTHESIS SCHEME FOR LOW POWER DESIGNS WITH MULTIPLE SUPPLY V - 261
VOLTAGES BY TABU SEARCH

Ling Wang, Yingtao Jiang, Henry Selvaraj, University of Nevada Las Vegas, United States

CAD-L11.4: GRAPHICS PROCESSOR UNIT (GPU) ACCELERATION OF FINITE-DIFFERENCE V - 265
TIME-DOMAIN (FDTD) ALGORITHM

Sean Krakowsky, Laurence Turner, Michal Okoniewski, University of Calgary, Canada

CAD-L11.5: A NEW MULTI-RAMP DRIVER MODEL WITH RLC INTERCONNECT LOAD V - 269

Lakshmi Kalpana Vakati, Janet Meiling Wang, University of Arizona, United States

CAD-P1: CAD FOR ANALOG AND MIXED SIGNAL CIRCUITS

CAD-P1.1: A COMPACT OPTIMIZATION METHODOLOGY FOR SINGLE-ENDED LNA V - 273

Gülin Tulunay, Sina Balkir, University of Nebraska-Lincoln, United States

CAD-P1.2: X RAY AND BLUE PRINT: TOOLS FOR MOSFET ANALOG CIRCUIT DESIGN V - 277
ADDRESSING SHORT-CHANNEL EFFECTS

Rodrigo Oliveira Pinto, Texas A&M University, United States; Franco Maloberti, University of Texas, Dallas, United States

CAD-P1.3: SEAMS - A SYSTEMC ENVIRONMENT WITH ANALOG AND MIXED-SIGNAL V - 281
EXTENSIONS

Hessa Aljunaid, Tom J. Kazmierski, University of Southampton, United Kingdom

CAD-P1.4: PROPERTIES OF FASTEST LINEARLY INDEPENDENT TRANSFORMS OVER V - 285
GF(3)

Bogdan Falkowski, Cheng Fu, Nanyang Technological University, Singapore

CAD-P1.5: MULTI-POLARITY HELIX TRANSFORM OVER GF(3) V - 289

Cheng Fu, Bogdan Falkowski, Nanyang Technological University, Singapore

CAD-P2: CAD FOR DIGITAL CIRCUITS

CAD-P2.1: A DESIGN FLOW FOR MULTIPLIERLESS LINEAR-PHASE FIR FILTERS: FROM V - 293
SYSTEM SPECIFICATION TO VERILOG CODE

Kai-Yuan Jheng, National Taiwan University, Taiwan; Shyh-Jye Jou, National Central University, Taiwan; An-Yeu (Andy) Wu, National Taiwan University, Taiwan

CAD-P2.2: SHIELDING AREA OPTIMIZATION UNDER THE SOLUTION OF INTERCONNECT V - 297
CROSSTALK

Xin Zhao, Yici Cai, Qiang Zhou, Xianlong Hong, Tsinghua University, China; Lei He, Jinjun Xiong, University of California, Los Angeles, United States

CAD-P2.3: PERFORMANCE METRICS FOR ASYNCHRONOUS DIGITAL CIRCUITS V - 301
APPLICABLE TO COMPUTER-AIDED DESIGN

Rajani Parthasarthy, Ivan Kourtev, University of Pittsburgh, United States

CAD-P2.4: RTL/ISS CO-MODELING METHODOLOGY FOR EMBEDDED PROCESSOR V - 305
USING SYSTEMC

Yoichi Yuyama, Masao Aramoto, Kyoto University, Japan; Kazutoshi Kobayashi, University of Tokyo, Japan; Hidetoshi Onodera, Kyoto University, Japan

CAD-P3: TESTING, VERIFICATION, AND SIMULATION

CAD-P3.1: TEST VECTOR GENERATION AND CLASSIFICATION USING FSM TRAVERSALS V - 309

Ralph Marczynski, Mitchell Thornton, Stephen Szygenda, Southern Methodist University, United States

CAD-P3.2: FORMAL VERIFICATION OF AN SOC PLATFORM PROTOCOL CONVERTER V - 313

Jounaïdi Ben Hassen, Sofïène Tahar, Concordia University, Canada

CAD-P3.3: FPGA BASED ACCELERATOR FOR FUNCTIONAL SIMULATION.....	V - 317
<i>Mohamed Wageeh, Ayman Wahba, Ashraf Salem, Mentor Graphics Egypt, Egypt; Mohamed Sheirah, Ain Shams University, Egypt</i>	
CAD-P3.4: FREQUENCY DOMAIN WAVELET METHOD WITH GMRES FOR LARGE-SCALE LINEAR CIRCUIT SIMULATION	V - 321
<i>Jian Wang, Xuan Zeng, Fudan University, China; Wei Cai, University of North Carolina at Charlotte, United States; Charles Chiang, Synopsys, Inc., United States; Jiarong Tong, Fudan University, China; Dian Zhou, University of Texas, Dallas, United States</i>	
CAD-P3.5: EVENT-DRIVEN DYNAMIC POWER MANAGEMENT BASED ON WAVELET FORECASTING THEORY	V - 325
<i>Ali Abbasian, Safar Hatami, Ali Afzali-Kusha, University of Tehran, Iran; Mehrdad Nourani, University of Texas, Dallas, United States; Caro Lucas, University of Tehran, Iran</i>	
CAD-P4: NEW IDEAS IN PHYSICAL DESIGN	
CAD-P4.1: A NOVEL ENCODING METHOD INTO SEQUENCE-PAIR.....	V - 329
<i>Chikaaki Kodama, Kunihiko Fujiyoshi, Tokyo University of Agriculture and Technology, Japan; Tepei Koga, Japan Advanced Institute of Science and Technology, Japan</i>	
CAD-P4.2: COMPUTING LARGE-CHANGE SENSITIVITY OF PERIODIC RESPONSES OF NONLINEAR CIRCUITS USING REDUCTION TECHNIQUES	V - 333
<i>Praveen Pai, Carleton University, Canada; Emad Gad, University of Ottawa, Canada; Ram Achar, Carleton University, Canada; Roni Khazaka, McGill University, Canada; Michel Nakhla, Carleton University, Canada</i>	
CAD-P4.3: QUICK AND EFFECTIVE BUFFERED LEGITIMATE SKEW CLOCK ROUTING	V - 337
<i>Meng Zhao, Xinjie Wei, Yici Cai, Xianlong Hong, Tsinghua University, China</i>	
CAD-P4.4: THEORY OF T-JUNCTION FLOORPLANS IN TERMS OF SINGLE-SEQUENCE.....	V - 341
<i>Xuliang Zhang, SII EDA Technologies, Inc., Japan; Yoji Kajitani, University of Kitakyushu, Japan</i>	
CAD-P4.5: GENERATING RANDOM BENCHMARK CIRCUITS FOR FLOORPLANNING	V - 345
<i>Tao Wan, Malgorzata Chrzanowska-Jeske, Portland State University, United States</i>	
INV-1: SPIKING NEURAL NETWORKS I	
INV-1.1: A PROGRAMMABLE ARRAY OF SILICON NEURONS FOR THE CONTROL OF LEGGED LOCOMOTION	V - 349
<i>Francesco Tenore, Johns Hopkins University, United States; Ralph Etienne-Cummings, Johns Hopkins University / University of Maryland, College Park, United States; M. Anthony Lewis, Iguana-Robotics, Inc., United States</i>	
INV-1.2: SIGNAL RECONSTRUCTION FROM SPIKING NEURON MODELS	V - 353
<i>Dazhi Wei, John Harris, University of Florida, United States</i>	
INV-1.3: AN EVENT-BASED VLSI NETWORK OF INTEGRATE-AND-FIRE NEURONS.....	V - 357
<i>Elisabetta Chicca, Giacomo Indiveri, Rodney J. Douglas, University of Zürich / ETH Zürich, Switzerland</i>	
INV-1.4: A TIME DOMAIN WINNER-TAKE-ALL NETWORK OF INTEGRATE-AND-FIRE NEURONS	V - 361
<i>Jens Petter Abrahamsen, Philipp Häfliger, Tor Sverre Lande, University of Oslo, Norway</i>	
INV-2: ULTRA WIDEBAND SYSTEMS	
INV-2.1: MULTI-BAND OFDM: A NEW APPROACH FOR UWB.....	V - 365
<i>Anuj Batra, Jaiganesh Balakrishnan, Anand Dabak, Texas Instruments, United States</i>	

INV-2.2: PULSED OFDM MODULATION FOR ULTRA WIDEBAND COMMUNICATIONS	V - 369
<i>Ebrahim Saberinia, Jun Tang, Ahmed Tewfik, Keshab K. Parhi, University of Minnesota, United States</i>	
INV-2.3: INTERFERENCE RESILIENT TRANSMISSION SCHEME FOR MULTIBAND OFDM SYSTEM IN UWB CHANNELS	V - 373
<i>Seung Young Park, Samsung Advanced Institute of Technology, Republic of Korea; Gadi Shor, Wisair, Israel; Yong Suk Kim, Samsung Advanced Institute of Technology, Republic of Korea</i>	
INV-2.4: HIGH PERFORMANCE SOLUTION FOR INTERFERING UWB PICONETS WITH REDUCED COMPLEXITY SPHERE DECODING	V - 377
<i>Jun Tang, Ahmed Tewfik, Keshab K. Parhi, University of Minnesota, United States</i>	
INV-2.5: CHANNEL ESTIMATION AND SYNCHRONIZATION WITH SUB-NYQUIST SAMPLING AND APPLICATION TO ULTRA-WIDEBAND SYSTEMS	V - 381
<i>Irena Maravic, Martin Vetterli, Swiss Federal Institute of Technology, Lausanne, Switzerland; Kannan Ramchandran, University of California, Berkeley, United States</i>	
 INV-3: SPIKING NEURAL NETWORKS II	
INV-3.1: SILICON SPIKE-BASED SYNAPTIC ARRAY AND ADDRESS-EVENT TRANSCEIVER	V - 385
<i>R. Jacob Vogelstein, Udayan Mallik, Gert Cauwenberghs, Johns Hopkins University, United States</i>	
INV-3.2: BIOLOGICALLY INSPIRED ARTIFICIAL NEURAL NETWORK ALGORITHM WHICH IMPLEMENTS LOCAL LEARNING RULES	V - 389
<i>Ausra Saudargiene, Bernd Porr, Florentin Wörgötter, University of Stirling, United Kingdom</i>	
INV-3.3: SPIKE BASED LEARNING WITH WEAK MULTI-LEVEL STATIC MEMORY	V - 393
<i>Håvard Kolle Riis, Philipp Häfliger, University of Oslo, Norway</i>	
INV-3.4: SPIKE SYNCHRONIZATION IN A NETWORK OF SILICON INTEGRATE-AND-FIRE NEURONS	V - 397
<i>Shih-Chii Liu, Rodney J. Douglas, University of Zürich / ETH Zürich, Switzerland</i>	
INV-3.5: A SPIKE-BASED ANALOGUE CIRCUIT THAT EMPHASISES TRANSIENTS IN AUDITORY STIMULI	V - 401
<i>Natasha Chia, Steve Collins, University of Oxford, United Kingdom</i>	
 INV-4: MULTIRATE SYSTEMS FOR COMMUNICATIONS	
INV-4.1: TRANSMULTIPLEXERS AS PRECODERS IN MODERN DIGITAL COMMUNICATION: A TUTORIAL REVIEW	V - 405
<i>Palghat P. Vaidyanathan, Bojan Vrcelj, California Institute of Technology, United States</i>	
INV-4.2: ZERO-FORCING EQUALIZATION FOR TIME-VARYING SYSTEMS WITH MEMORY	V - 413
<i>Cássio Ribeiro, Marcello de Campos, Paulo Diniz, COPPE/Poli/Federal University of Rio de Janeiro, Brazil</i>	
INV-4.3: ON PILOT PATTERN DESIGN FOR PSAM-OFDM SYSTEM.....	V - 417
<i>Wei Zhang, The Chinese University of Hong Kong, Hong Kong SAR of China; Xiang-Gen Xia, University of Delaware, United States; Pak-Chung Ching, The Chinese University of Hong Kong, Hong Kong SAR of China</i>	
INV-4.4: COMPLETE CHARACTERIZATION OF CHANNEL INDEPENDENT GENERAL DMT SYSTEMS WITH CYCLIC PREFIX	V - 421
<i>Soura Dasgupta, University of Iowa, United States; Ashish Pandharipande, University of Florida, United States</i>	
INV-4.5: ANTIPODAL PARAUNITARY PRECODING FOR OFDM APPLICATION.....	V - 425
<i>See-May Phoong, Kai-Yen Chang, National Taiwan University, Taiwan; Yuan-Pei Lin, National Chiao Tung University, Taiwan</i>	

INV-5: DIGITAL SIGNAL PROCESSING FOR SMART MULTI-MEDIA SYSTEMS

INV-5.1: NONLINEAR DIGITAL FILTERS FOR BEAUTIFYING FACIAL IMAGES IN MULTI-MEDIA SYSTEMS V - 429

Kaoru Arakawa, Meiji University, Japan

INV-5.2: VIDEO ERROR CONCEALMENT TECHNIQUES USING PROGRESSIVE INTERPOLATION AND BOUNDARY MATCHING ALGORITHM V - 433

Tsung-Han Tsai, Yu-Xuan Lee, Yu-Fong Lin, National Central University, Taiwan

INV-5.3: JPEG BASED IMAGE COMPRESSION WITH ADAPTIVE RESOLUTION CONVERSION SYSTEM V - 437

Kazuhiro Shimauchi, Masahiro Ogawa, Akira Taguchi, Musashi Institute of Technology, Japan

INV-5.4: PERCEPTUAL CODING OF DIGITAL COLOUR IMAGES BASED ON A VISION MODEL V - 441

C. S. Tan, D. M. Tan, H. R. Wu, Monash University, Australia

INV-5.5: SMART NOISE REDUCTION SYSTEM BASED ON ALE AND NOISE RECONSTRUCTION SYSTEM V - 445

Naoto Sasaoka, Yoshio Itoh, Tottori University, Japan; Kensaku Fujii, Himeji Institute of Technology, Japan; Yutaka Fukui, Tottori University, Japan

INV-6: SILICON IMPLEMENTATIONS OF CNN AND PROGRAMMABLE MIXED-SIGNAL VISION I

INV-6.1: A 39x48 GENERAL-PURPOSE FOCAL-PLANE PROCESSOR ARRAY INTEGRATED CIRCUIT V - 449

Piotr Dudek, UMIST, United Kingdom

INV-6.2: AN IMPROVED ANALOG COMPUTATION CELL FOR PARIS II, A PROGRAMMABLE VISION CHIP V - 453

Sébastien Moutault, Hervé Mathias, Jacques-Olivier Klein, Antoine Dupret, Université de Paris 11-Orsay, France

INV-6.3: A CNN-DRIVEN LOCALLY ADAPTIVE CMOS IMAGE SENSOR V - 457

Ricardo Carmona, Carlos M. Domínguez-Matas, Jorge Cuadri, Francisco Jiménez-Garrido, Angel Rodríguez-Vázquez, Instituto de Microelectrónica de Sevilla (IMSE), Spain

INV-6.4: Nx16 CELLULAR TEST CHIPS FOR LOW-PASS FILTERING LARGE IMAGES..... V - 461

Asko Kananen, Mika Laiho, Kari Halonen, Helsinki University of Technology, Finland; Ari Paasio, University of Turku, Finland

INV-6.5: A MIXED-SIGNAL CMOS DTCNN CHIP FOR PIXEL-LEVEL SNAKES V - 465

V. M. Brea, David L. Vilariño, D. Cabello, University of Santiago de Compostela, Spain

INV-7: NONLINEAR DYNAMICS AND COMPLEXITY IN NETWORK TRAFFIC MODELING AND CONTROL

INV-7.1: AN OVERVIEW AND COMPARISON OF ANALYTICAL TCP MODELS..... V - 469

Inas Khalifa, Ljiljana Trajkovic, Simon Fraser University, Canada

INV-7.2: SELF-SIMILARITY IN MAX/AVERAGE AGGREGATED PROCESSES V - 473

Gianluca Mazzini, University of Ferrara, Italy; Riccardo Rovatti, University of Bologna, Italy; Gianluca Setti, University of Ferrara, Italy

INV-7.3: MODELLING OF TCP PACKET TRAFFIC IN A LARGE INTERACTIVE GROWTH NETWORK V - 477

David K. Arrowsmith, Matthew Woolf, Queen Mary, University of London, United Kingdom

INV-7.4: ON THE CORRELATION OF TCP TRAFFIC IN BACKBONE NETWORKS..... V - 481
Hung Xuan Nguyen, Patrick Thiran, Swiss Federal Institute of Technology (EPFL), Switzerland; Chadi Barakat, INRIA, France

INV-7.5: A ROBUST APPROACH TO ACTIVE QUEUE MANAGEMENT CONTROL IN NETWORKS V - 485
Sabato Manfredi, Franco Garofalo, University of Naples Federico II, Italy; Mario di Bernardo, University of Sannio, Italy

INV-8: BIONICS AND THEORY OF CELLULAR NEURAL NETWORKS

INV-8.1: ON DYNAMIC BEHAVIOR OF WEAKLY CONNECTED CELLULAR NEURAL NETWORKS V - 489
Marco Gilli, Fernando Corinto, Politecnico di Torino, Italy

INV-8.2: TOWARDS A BIO-INSPIRED MIXED-SIGNAL RETINAL PROCESSOR V - 493
Timothy G. Constandinou, Julius Georgiou, Chris Toumazou, Imperial College of Science, Technology & Medicine, United Kingdom

INV-8.3: BRAIN-MACHINE INTERFACES USING THIN-FILM SILICON MICROELECTRODE ARRAYS V - 497
Daryl R. Kipke, University of Michigan, United States

INV-8.4: CNN WAVE BASED COMPUTATION FOR ROBOT NAVIGATION PLANNING V - 500
Paolo Arena, Adriano Basile, Università degli Studi di Catania, Italy; Luigi Fortuna, Mattia Frasca, Università degli Studi di Catania, Italy

INV-8.5: FINITE ITERATION DT-CNN - NEW DESIGN AND OPERATING PRINCIPLES V - 504
Christian Merkwirth, Max-Planck-Institut für Informatik, Germany; Jochen Bröcker, Maciej Ogorzalek, Jorg D. Wichard, AGH University of Science and Technology, Poland

INV-9: CURRENT CHALLENGES IN MIXED-SIGNAL/RF DESIGN AND CAD

INV-9.1: A NUMERICAL DESIGN APPROACH FOR HIGH SPEED, DIFFERENTIAL, RESISTOR-LOADED, CMOS AMPLIFIERS V - 508
Ethan Crain, Michael Perrott, Massachusetts Institute of Technology, United States

INV-9.2: ANALYSIS TECHNIQUES FOR OBTAINING THE STEADY-STATE SOLUTION OF MOS LC OSCILLATORS V - 512
Makram Mansour, Amit Mehrotra, University of Illinois at Urbana-Champaign, United States; William Walker, Fujitsu Laboratories of America, Inc., United States; Amit Narayan, Berkeley Design Automation, Inc., United States

INV-9.3: MACROMODELING OF DIGITAL LIBRARIES FOR SUBSTRATE NOISE ANALYSIS V - 516
Zhe Wang, University of Minnesota, United States; Rajeev Murgai, Fujitsu Laboratories of America, Inc, United States; Jaijeet Roychowdhury, University of Minnesota, United States

INV-9.4: CONTINUATION METHOD IN MULTITONE HARMONIC BALANCE V - 520
Suihua Lu, Amit Narayan, Amit Mehrotra, Berkeley Design Automation, Inc., United States

INV-9.5: MILLIMETER-WAVE CMOS DEVICE MODELING AND SIMULATION V - 524
Chinh H. Doan, Sohrab Emami, Ali M. Niknejad, Robert W. Brodersen, University of California, Berkeley, United States

INV-10: FREQUENCY-RESPONSE MASKING TECHNIQUES

INV-10.1: IMPROVED DESIGN OF FREQUENCY-RESPONSE-MASKING FILTERS USING ENHANCED SEQUENTIAL QUADRATIC PROGRAMMING V - 528
Wu-Sheng Lu, University of Victoria, Canada; Takao Hinamoto, Hiroshima University, Japan

INV-10.2: FREQUENCY-RESPONSE MASKING TECHNIQUE INCORPORATING V - 532
EXTRAPOLATED IMPULSE RESPONSE BAND-EDGE SHAPING FILTER

Ya Jun Yu, Nanyang Technological University, Singapore; Yong Ching Lim, Nanyang Technological University, Singapore; Kok Lay Teo, Guohui Zhao, The Hong Kong Polytechnic University, Hong Kong SAR of China

INV-10.3: FREQUENCY-RESPONSE MASKING BASED FILTERS WITH THE V - 536
EVEN-LENGTH BANDEDGE SHAPING FILTER

Jianghong Yu, Yong Lian, National University of Singapore, Singapore

INV-10.4: AN EFFICIENT ALGORITHM FOR THE OPTIMIZATION OF FIR FILTERS V - 540
SYNTHESIZED USING THE MULTISTAGE FREQUENCY-RESPONSE MASKING APPROACH

Juha Yli-Kaakinen, Tapio Saramäki, Tampere University of Technology, Finland; Ya Jun Yu, National University of Singapore, Singapore

INV-10.5: A CONSTANT-Q SPECTRAL TRANSFORMATION WITH IMPROVED FREQUENCY V - 544
RESPONSE

Danillo Graziosi, Cristiano Santos, Sergio Netto, Luiz Biscainho, Federal University of Rio de Janeiro, Brazil

INV-11: RECENT ADVANCES IN THE CONTROL OF POWER ELECTRONICS

INV-11.1: A ZERO-VOLTAGE AND ZERO-CURRENT SWITCHING THREE-LEVEL DC-DC V - 548
CONVERTER WITH SECONDARY-ASSISTED REGENERATIVE PASSIVE SNUBBER

Tingting Song, Nianci Huang, Sichuan University, China; Adrian Ioinovici, Holon Academic Institute of Technology, Israel

INV-11.2: HYSTERETIC CONTROLLER FOR CMOS ON-CHIP SWITCHING POWER V - 552
CONVERTERS

Gerard Villar, Eduard Alarcon, Herminio Martinez, Eva Vidal, Francesc Guinjoan, Technical University of Catalunya (UPC), Spain; Sonia Porta, Universidad Pública de Navarra, Spain; Alberto Poveda, Technical University of Catalunya (UPC), Spain

INV-11.3: STATE TRAJECTORY PREDICTION CONTROL FOR BOOST CONVERTERS V - 556

Kelvin Leung, Shu Hung Henry Chung, City University of Hong Kong, Hong Kong SAR of China

INV-11.4: DESIGN EQUATIONS FOR SUB-OPTIMUM OPERATION OF CLASS E AMPLIFIER V - 560
WITH NONLINEAR SHUNT CAPACITANCE

Tadashi Suetsugu, Fukuoka University, Japan; Marian Kazimierczuk, Wright State University, United States

INV-11.5: TOWARD THE INTEGRATION OF MICROSYSTEMS SUPPLY V - 564

Bruno Estivals, Corinne Alonso, Alain Salles, Angel Cid-Pastor, Henri Camon, LAAS-CNRS, France; Luis Martínez Salamero, ETSE-URV, Spain

INV-12: INFORMATION ASSURANCE AND DATA HIDING I

INV-12.1: ENHANCED MULTIPLE HUFFMAN TABLE (MHT) ENCRYPTION SCHEME V - 568
USING KEY HOPPING

Dahua Xie, C.-C. Jay Kuo, University of Southern California, United States

INV-12.2: VISUAL CRYPTOGRAPHY FOR PRINT AND SCAN APPLICATIONS V - 572

Wei-Qi Yan, Duo Jin, Mohan Kankanhalli, National University of Singapore, Singapore

INV-12.3: WEB SEARCH STEGANALYSIS: SOME CHALLENGES AND APPROACHES V - 576

Chandramouli Rajarathnam, Stevens Institute of Technology, United States

INV-12.4: ROBUST VQ-BASED DIGITAL WATERMARKING FOR MEMORYLESS BINARY V - 580
SYMMETRIC CHANNEL

Jeng-Shyang Pan, Min-Tsang Sung, National Kaohsiung University of Applied Sciences, Taiwan; Hsiang-Cheh Huang, National Chiao Tung University, Taiwan; Bin-Yih Liao, National Kaohsiung University of Applied Sciences, Taiwan

INV-12.5: USING INVISIBLE WATERMARKS TO PROTECT VISIBLY WATERMARKED IMAGES V - 584

Yongjian Hu, South China University of Technology, China; Sam Kwong, City University of Hong Kong, Hong Kong SAR of China; Jiwu Huang, Sun Yat-Sen University, China

INV-13: HETEROGENEOUS SYSTEMS

INV-13.1: A 2.5 MILLIWATT SOS CMOS RECEIVER FOR OPTICAL INTERCONNECT V - 588

Alyssa Apsel, Zhongtao Fu, Cornell University, United States

INV-13.2: ACTIVE SUBSTRATES FOR OPTOELECTRONIC INTERCONNECT V - 592

Donald Chiarulli, Steven Levitan, Jason Bakos, University of Pittsburgh, United States; Charlie Kuznia, Peregrine Semiconductor, United States

INV-13.3: INTEGRATED RADIOACTIVE THIN FILMS FOR SENSING SYSTEMS V - 596

Amit Lal, Hui Li, Hang Guo, Cornell University, United States

INV-13.4: WIDENING THE DYNAMIC RANGE OF THE READOUT INTEGRATION CIRCUIT FOR UNCOOLED MICROBOLOMETER INFRARED SENSORS V - 600

Alexander Belenky, Alexander Fish, Shy Hamami, Vadim Milrud, Orly Yadid-Pecht, Ben-Gurion University, Israel

INV-13.5: A 16 X 16 PIXEL SILICON ON SAPPHIRE CMOS PHOTODIODE ARRAY WITH A DIGITAL INTERFACE FOR ADAPTIVE WAVEFRONT CORRECTION V - 604

Eugenio Culurciello, Andreas G. Andreou, Johns Hopkins University, United States

INV-14: ADVANCES IN SPEECH PROCESSING WITH APPLICATIONS

INV-14.1: COMPENSATION FOR CLOCK SKEW IN VOICE OVER PACKET NETWORKS BY SPEECH INTERPOLATION V - 608

Tõnu Trump, Ericsson AB, Sweden

INV-14.2: FAST ADAPTIVE COMPONENT WEIGHTED CEPSTRUM POLE FILTERING FOR SPEAKER IDENTIFICATION V - 612

Arthur Swanson, L-3 Communications, United States; Ravi Ramachandran, Steven Chin, Rowan University, United States

INV-14.3: A LOUDNESS ENHANCEMENT TECHNIQUE FOR SPEECH V - 616

Marc Boillot, John Harris, University of Florida, United States

INV-14.4: USABLE SPEECH DETECTION USING A CONTEXT DEPENDENT GAUSSIAN MIXTURE MODEL CLASSIFIER V - 620

Robert Yantorno, Brett Smolenski, Ananth Iyer, Jashmin Shah, Temple University, United States

INV-14.5: DECOMPOSITION AND RECOGNITION OF A MULTI-CHANNEL AUDIO SOURCE USING MATCHING PURSUIT ALGORITHM V - 624

David Bjornberg, Sedig Agili, Aldo Morales, Pennsylvania State University, Harrisburg, United States

INV-15: BEHAVIORAL MODELING AND ANALOG AND MIXED SIGNAL SIMULATION

INV-15.1: MIXED SIGNAL ASPECTS OF BEHAVIORAL MODELING AND SIMULATION V - 628

Gabriel Popescu, Leonid Goldgeisser, Synopsys, Inc., United States

INV-15.2: BEHAVIOURAL MODELLING OF ANALOGUE FAULTS IN VHDL-AMS — A CASE STUDY V - 632

Mark Zwolinski, Andrew Brown, University of Southampton, United Kingdom

INV-15.3: A NEW MODEL ARCHITECTURE FOR CUSTOMER SOFTWARE INTEGRATION V - 636

Ken Ruan, Synopsys, Inc., United States

INV-15.4: PROGRAMMING INTERFACE REQUIREMENTS FOR AN AMS SIMULATOR.....	V - 640
<i>Martin Vlach, Lynguent, Inc., United States</i>	
INV-15.5: MULTIPLE DOMAIN BEHAVIORAL MODELING USING VHDL-AMS.....	V - 644
<i>Peter Wilson, Neil Ross, Andrew Brown, Andrew Rushton, University of Southampton, United Kingdom</i>	
INV-16: NONLINEARITY: COMPLEXITY AND NOISE	
INV-16.1: STATISTICAL PROPERTIES OF CHAOTIC SEQUENCES GENERATED BY JACOBIAN ELLIPTIC CHEBYSHEV RATIONAL MAPS	V - 648
<i>Tohru Kohda, Kyushu University, Japan</i>	
INV-16.2: OUTAGE IN CHAOS COMMUNICATION	V - 652
<i>Anthony Lawrance, University of Birmingham, United Kingdom; Gan Ohama, Shiga University, Japan</i>	
INV-16.3: ANALYSIS OF HYBRID SYSTEMS BY MEANS OF EMBEDDED RETURN MAPS	V - 656
<i>Joerg Krupar, Andreas Mögel, Wolfgang Schwarz, Dresden University of Technology, Germany</i>	
INV-16.4: ANDRONOV-HOPF BIFURCATION OF SINUSOIDAL OSCILLATORS UNDER THE INFLUENCE OF NOISE	V - 660
<i>Wolfgang Mathis, University of Hannover, Germany</i>	
INV-16.5: COMPUTATION BY NATURAL SYSTEMS DEFINED.....	V - 664
<i>Ruedi Stoop, Norbert Stoop, ETH and University of Zürich, Switzerland</i>	
INV-17: BLIND SIGNAL PROCESSING: BSS AND ICA	
INV-17.1: AUDIO SOURCE SEPARATION BASED ON INDEPENDENT COMPONENT ANALYSIS	V - 668
<i>Shoji Makino, Shoko Araki, Ryo Mukai, Hiroshi Sawada, NTT Corporation, Japan</i>	
INV-17.2: ICAR: INDEPENDENT COMPONENT ANALYSIS USING REDUNDANCIES	V - 672
<i>Laurent Albera, I3S, France; Anne Ferréol, Pascal Chevalier, Thales Communications, France; Pierre Comon, I3S, France</i>	
INV-17.3: BLIND SIMO CHANNEL ESTIMATION FOR CPM USING THE LAURENT APPROXIMATION	V - 676
<i>Shawn Neugebauer, Zhi Ding, University of California, Davis, United States</i>	
INV-17.4: ADAPTIVE SUPER-EXPONENTIAL ALGORITHMS FOR BLIND DECONVOLUTION OF MIMO SYSTEMS	V - 680
<i>Kiyotaka Kohno, Yujiro Inouye, Mitsuru Kawamoto, Tetsuya Okamoto, Shimane University, Japan</i>	
INV-17.5: BEYOND ICA: ROBUST SPARSE SIGNAL REPRESENTATIONS	V - 684
<i>Andrzej Cichocki, Yuanqing Li, Pando Georgiev, Shun-ichi Amari, RIKEN, Brain Science Institute, Japan</i>	
INV-18: INFORMATION ASSURANCE AND DATA HIDING II	
INV-18.1: BLIND DETECTION OF PHOTOMONTAGE USING HIGHER ORDER STATISTICS.....	V - 688
<i>Tian-Tsong Ng, Shih-Fu Chang, Columbia University, United States; Qibin Sun, Institute for Infocomm Research, Singapore</i>	
INV-18.2: DATA HIDING FOR BI-LEVEL DOCUMENTS USING SMOOTHING TECHNIQUE.....	V - 692
<i>Huijuan Yang, Alex C. Kot, Nanyang Technological University, Singapore</i>	
INV-18.3: A ROBUST AUDIO WATERMARKING SCHEME	V - 696
<i>Hyoung Joong Kim, Taehoon Kim, Kangwon National University, Republic of Korea; In-Kwon Yeo, Chonbuk National University, Republic of Korea</i>	

INV-18.4: SLANT TRANSFORM WATERMARKING FOR TEXTURED IMAGES	V - 700
<i>Anthony T.S. Ho, Xunzhan Zhu, Yong Liang Guan, Pina Marziliano, Nanyang Technological University, Singapore</i>	
INV-18.5: A REVIEW OF VIDEO REGISTRATION METHODS FOR WATERMARK	V - 704
DETECTION IN DIGITAL CINEMA APPLICATIONS	
<i>Hui Cheng, Sarnoff Corporation, United States</i>	
INV-19: SILICON IMPLEMENTATIONS OF CNN AND PROGRAMMABLE MIXED-SIGNAL VISION II	
INV-19.1: 3-NEIGHBORHOOD MOTION ESTIMATION IN CNN SILICON ARCHITECTURES.....	V - 708
<i>Lauri Koskinen, Ari Paasio, Kari Halonen, Helsinki University of Technology, Finland</i>	
INV-19.2: SELF-SYNCHRONIZED AUDIO WATERMARK IN DWT DOMAIN	V - 712
<i>Shaoquan Wu, Jiwu Huang, Daren Huang, Sun Yat-Sen University, China; Yun Q. Shi, New Jersey Institute of Technology, United States</i>	
INV-19.3: FEATURE DIFFERENCE ANALYSIS IN VIDEO AUTHENTICATION SYSTEM	V - 716
<i>Dajun He, Institute for Infocomm Research, Singapore; Zhiyong Huang, National University of Singapore, Singapore; Ruihua Ma, Qibin Sun, Institute for Infocomm Research, Singapore</i>	
INV-19.4: PREDICTION OF BRAIN ELECTRICAL ACTIVITY IN EPILEPSY USING	V - 720
HIGHER-DIMENSIONAL PREDICTION ALGORITHM FOR DISCRETE TIME CELLULAR NEURAL NETWORKS (DTCNN)	
<i>Frank Gollas, Christian Niederhöfer, Ronald Tetzlaff, Johann Wolfgang Goethe University, Germany</i>	
NSA-L1: NEURAL NETWORK ALGORITHMS AND ARCHITECTURES	
NSA-L1.1: FUZZY NEURAL NETWORK CLASSIFICATION DESIGN USING SUPPORT	V - 724
VECTOR MACHINE	
<i>Chin-Teng Lin, Chang-Moun Yeh, Chun-Fei Hsu, National Chiao Tung University, Taiwan</i>	
NSA-L1.2: GLOBAL CONVERGENCE ANALYSIS OF DECOMPOSITION METHODS FOR	V - 728
SUPPORT VECTOR MACHINES	
<i>Norikazu Takahashi, Tetsuo Nishi, Kyushu University, Japan</i>	
NSA-L1.3: SELF-ORGANIZING TOPOLOGICAL TREE.....	V - 732
<i>Pengfei Xu, Chip-Hong Chang, Nanyang Technological University, Singapore</i>	
NSA-L1.4: SENSITIVITY ANALYSIS OF LOW-COMPLEXITY VECTOR QUANTIZERS FOR	V - 736
FOCAL-PLANE IMAGE COMPRESSION	
<i>José Gabriel R. C. Gomes, Sanjit K. Mitra, University of California, Santa Barbara, United States</i>	
NSA-L1.5: CHAOTIC COMMUNICATIONS USING NONLINEAR TRANSFORM-PAIRS.....	V - 740
<i>W. P. Tang, H. K. Kwan, University of Windsor, Canada</i>	
NSA-L2: NEURAL NETWORK CIRCUITS AND SYSTEMS I	
NSA-L2.1: A NEW CHARGE-PACKET DRIVEN MISMATCH-CALIBRATED	V - 744
INTEGRATE-AND-FIRE NEURON FOR PROCESSING POSITIVE AND NEGATIVE SIGNALS IN AER BASED SYSTEMS	
<i>Bernabé Linares-Barranco, Teresa Serrano-Gotarredona, Rafael Serrano-Gotarredona, Jesús Costas-Santos, Instituto de Microelectrónica de Sevilla (IMSE), Spain</i>	
NSA-L2.2: CAN SPIKE TIMING DEPENDENT PLASTICITY COMPENSATE FOR PROCESS	V - 748
MISMATCH IN NEUROMORPHIC ANALOGUE VLSI?	
<i>Katherine Cameron, Alan Murray, University of Edinburgh, United Kingdom</i>	

NSA-L2.3: AN MDAC SYNAPSE FOR ANALOG NEURAL NETWORKS	V - 752
<i>Ryan Kier, Reid Harrison, University of Utah, United States; Randall Beer, Case Western Reserve University, United States</i>	
NSA-L2.4: SUPERVISED LEARNING IN A TWO-INPUT ANALOG FLOATING-GATE NODE	V - 756
<i>Jeff Dugger, Paul Hasler, Georgia Institute of Technology, United States</i>	
NSA-L2.5: MIXED-SIGNAL REAL-TIME ADAPTIVE BLIND SOURCE SEPARATION	V - 760
<i>Abdullah Celik, Milutin Stanacevic, Gert Cauwenberghs, Johns Hopkins University, United States</i>	
 NSA-P1: NEURAL SYSTEMS AND APPLICATIONS II	
NSA-P1.1: FAST NEURAL NETWORKS FOR SUB-MATRIX (OBJECT/FACE) DETECTION.....	V - 764
<i>Hazem El-Bakry, Herbert Stoyan, Friedrich Alexander University of Erlangen-Nürnberg, Germany</i>	
NSA-P1.2: NEURAL NETWORK SYSTEM FOR FACE RECOGNITION	V - 768
<i>Ernst Kussul, Tatiana Baidyk, CCADET, UNAM, Mexico; Maksym Kussul, Beenet Computer Systems, Inc., Canada</i>	
NSA-P1.3: NO-REFERENCE QUALITY ASSESSMENT OF JPEG IMAGES BY USING CBP	V - 772
NEURAL NETWORKS	
<i>Paolo Gastaldo, Rodolfo Zunino, Genoa University, Italy</i>	
NSA-P1.4: A NEURAL SYSTEM FOR RADIATION DISCRIMINATION IN NUCLEAR FUSION	V - 776
APPLICATIONS	
<i>Basilio Esposito, ENEA - Centro Ricerche Frascati, Italy; Luigi Fortuna, Università degli Studi di Catania, Italy; Alessandro Rizzo, Politecnico di Bari, Italy</i>	
NSA-P1.5: MIXED ANALOG-DIGITAL IMAGE PROCESSING CIRCUIT BASED ON HAMMING	V - 780
ARTIFICIAL NEURAL NETWORK ARCHITECTURE	
<i>Stéphane Badel, Alexandre Schmid, Yusuf Leblebici, Swiss Federal Institute of Technology (EPFL), Switzerland</i>	
 NSA-P2: NEURAL NETWORK CIRCUITS AND SYSTEMS II	
NSA-P2.1: ON SYNTHETIC AER GENERATION.....	V - 784
<i>Alejandro Linares-Barranco, Gabriel Jimenez-Moreno, Antón Civit-Ballcels, Arquitectura y Tecnología de Computadores. ETSI In, Spain; Bernabé Linares-Barranco, Instituto de Microelectrónica de Sevilla (IMSE), Spain</i>	
NSA-P2.2: LOGIC COMPUTATION USING COUPLED NEURAL OSCILLATORS	V - 788
<i>Dongming Xu, Jose Principe, John Harris, University of Florida, United States</i>	
NSA-P2.3: C4 BAND-PASS DELAY FILTER FOR CONTINUOUS-TIME SUBBAND ADAPTIVE	V - 792
TAPPED-DELAY FILTER	
<i>Heejong Yoo, David Graham, David Anderson, Paul Hasler, Georgia Institute of Technology, United States</i>	
NSA-P2.4: NEURAL MODELING OF THE LARGE-SIGNAL DRAIN CURRENT OF THE	V - 796
DUAL-GATE MESFET WITH DC AND PULSED I-V MEASUREMENTS	
<i>Mohammad Abdeen, Mustapha Chérif-Eddine Yagoub, University of Ottawa, Canada</i>	
NSA-P2.5: HOPFIELD ASSOCIATIVE MEMORY ON MESH	V - 800
<i>Rafic Ayoubi, University of Balamand, Lebanon; Haissam Ziade, Lebanese University, Lebanon; Magdy Bayoumi, University of Louisiana, United States</i>	
 NSA-P3: NEURAL SYSTEMS AND APPLICATIONS I	
NSA-P3.1: FREQUENCY SENSITIVE SELF-ORGANIZING MAPS AND ITS APPLICATION IN	V - 804
COLOR QUANTIZATION	
<i>Chip-Hong Chang, Pengfei Xu, Nanyang Technological University, Singapore</i>	

NSA-P3.2: LEARNING VECTOR QUANTIZATION: CLUSTER SIZE AND CLUSTER NUMBER V - 808
Christian Borgelt, University of Magdeburg, Germany; Daniela Girimonte, Giuseppe Acciani, Politecnico di Bari, Italy

NSA-P3.3: FAST LEARNING ALGORITHMS FOR NEW L2 SVM BASED ON ACTIVE SET V - 812
ITERATION METHOD
Juan-juan Gu, Hefei Association University, China; Liang Tao, Anhui University, China; H. K. Kwan, University of Windsor, Canada

NSA-P3.4: DESIGN AND SENSITIVITY ANALYSIS OF FEED-FORWARD NEURAL ADC'S..... V - 816
Hamid Movahedian, Mehrdad Sharif Bakhtiar, Sharif University of Technology, Iran

NSA-P3.5: GLOBAL ASYMPTOTIC STABILITY OF A CLASS OF NEURAL NETWORKS WITH V - 820
TIME VARYING DELAYS
Tolga Ensari, Sabri Arik, Istanbul University, Turkey; Vedat Tavsanoglu, Yildiz Technical University, Turkey

PSEC-L1: POWER INTEGRATED CIRCUITS

PSEC-L1.1: A 1.2-V BUCK CONVERTER WITH A NOVEL ON-CHIP LOW-VOLTAGE V - 824
CURRENT-SENSING SCHEME
Chi Yat Leung, Philip K. T. Mok, Ka Nang Leung, The Hong Kong University of Science and Technology, Hong Kong SAR of China

PSEC-L1.2: LOOP GAIN ANALYSIS AND DEVELOPMENT OF HIGH-SPEED V - 828
HIGH-ACCURACY CURRENT SENSORS FOR SWITCHING CONVERTERS
Hylas Y. H. Lam, Wing-Hung Ki, Hong Kong University of Science and Technology, Hong Kong SAR of China; Dongsheng Ma, Louisiana State University, United States

PSEC-L1.3: 5V-ONLY, STANDARD .5UM CMOS PROGRAMMABLE AND ADAPTIVE V - 832
FLOATING-GATE CIRCUITS AND ARRAYS USING CMOS CHARGE PUMPS
Mark Hooper, Matt Kucic, Paul Hasler, Georgia Institute of Technology, United States

PSEC-L1.4: ANALYSIS OF SWITCHED CAPACITOR DC-DC STEP DOWN CONVERTER..... V - 836
Andrabadu Viraj, Gehan Amarathunga, University of Cambridge, United Kingdom

PSEC-L1.5: OPTIMIZATION DESIGN OF THE DICKSON CHARGE PUMP CIRCUIT WITH A V - 840
RESISTIVE LOAD
Ming Zhang, Nicolas Llaser, University of South Paris, France

PSEC-L2: POWER CONVERTER CONTROL

PSEC-L2.1: NOVEL D²T CONTROL FOR SINGLE-SWITCH DUAL-OUTPUT SWITCHING V - 844
POWER CONVERTERS
Chi K. Michael Tse, Siu Chung Wong, K. C. Tam, Hong Kong Polytechnic University, Hong Kong SAR of China

PSEC-L2.2: TSK-FUZZY CONTROLLER DESIGN FOR A PWM BOOST DC-DC V - 848
SWITCHING REGULATOR OPERATING AT DIFFERENT STEADY STATE OUTPUT VOLTAGES
Spartacus Gomáriz, Eduard Alarcón, Francisco Guinjoan, Universitat Politècnica de Catalunya, Spain; Enric Vidal-Idiarte, Luis Martínez Salamero, Universitat Rovira i Virgili, Spain; Domingo Biel, Universitat Politècnica de Catalunya, Spain

PSEC-L2.3: SPURIOUS MODULATION ON CURRENT-MODE CONTROLLED DC/DC V - 852
CONVERTERS: AN EXPLANATION FOR INTERMITTENT CHAOTIC OPERATION
Siu Chung Wong, Chi K. Michael Tse, K. C. Tam, Hong Kong Polytechnic University, Hong Kong SAR of China

PSEC-L2.4: SMALL-SIGNAL DUTY CYCLE TO INDUCTOR CURRENT TRANSFER V - 856
FUNCTION FOR BOOST PWM DC-DC CONVERTER IN CONTINUOUS CONDUCTION MODE
Brad Bryant, Marian Kazimierczuk, Wright State University, United States

PSEC-L2.5: SAMPLE AND HOLD EFFECT IN PWM DC-DC CONVERTERS WITH PEAK CURRENT-MODE CONTROL V - 860

Brad Bryant, Marian Kazimierczuk, Wright State University, United States

PSEC-L3: POWER AMPLIFIERS

PSEC-L3.1: THE IMPLEMENTATION OF A TRANSIENT DC-LINK BOOST BASED DIGITAL AMPLIFIER FOR ELIMINATING PULSE-DROPPING DISTORTION V - 864

Y. C. Julian Chiu, Bin Zhou, Shu Hung Henry Chung, Ricky Lau, City University of Hong Kong, Hong Kong SAR of China

PSEC-L3.2: ANALYSIS OF CLASS D INVERTER WITH IRREGULAR DRIVING PATTERNS V - 868

Hiroataka Koizumi, Kosuke Kurokawa, Tokyo University of Agriculture and Technology, Japan; Shinsaku Mori, Nippon Institute of Technology, Japan

PSEC-L3.3: A NEW TOPOLOGY FOR A SIGMA-DELTA AUDIO POWER AMPLIFIER V - 872

Antonio Zorzano Martínez, University of La Rioja, Spain; Fernando Beltrán Blázquez, University of Zaragoza, Spain; José Ramón Beltrán Blázquez, University of Zaragoza, Spain

PSEC-L3.4: SPECTRAL ANALYSIS OF A NOVEL TRANSIENT DYNAMIC BOOST PWM INVERTER CONTROL FOR POWER AMPLIFIERS V - 876

Bin Zhou, Y. C. Julian Chiu, Wing Hong Lau, Shu Hung Henry Chung, City University of Hong Kong, Hong Kong SAR of China

PSEC-L3.5: CHARACTERISTICS AND MODELING OF PEM FUEL CELLS V - 880

Subbaraya Yuvarajan, Dachuan Yu, North Dakota State university, United States

PSEC-L4: MULTILEVEL POWER CONVERTERS

PSEC-L4.1: A BOOST - SWITCHED CAPACITOR - INVERTER WITH A MULTILEVEL WAVEFORM V - 884

Boris Axelrod, Yefim Berkovich, Adrian Ioinovici, Holon Academic Institute of Technology, Israel

PSEC-L4.2: NOVEL MULTILEVEL CONVERTER FOR POWER FACTOR CORRECTION V - 888

Bor-Ren Lin, Tsung-Yu Yang, Yung-Chuan Lee, National Yunlin University of Science and Technology, Taiwan

PSEC-L4.3: A COMPACT GENERALIZED SOLUTION TO THE DETERMINATION OF SPECTRAL COMPONENTS FOR MULTILEVEL UNIFORMLY SAMPLED PWM V - 892

Bin Zhou, Wing Hong Lau, Shu Hung Henry Chung, City University of Hong Kong, Hong Kong SAR of China

PSEC-L4.4: CURRENT-MODE CONTROL TO ENHANCE CLOSED-LOOP PERFORMANCE OF ASYMMETRICAL HALF-BRIDGE DC-TO-DC CONVERTERS V - 896

Wonseok Lim, Byungcho Choi, Jiemyung Ko, Kyungpook National University, Republic of Korea

PSEC-L4.5: STEP-UP VERSUS STEP-DOWN DC/DC CONVERTERS FOR RF-POWERED SYSTEMS V - 900

Sean Nicolson, Khoman Phang, University of Toronto, Canada

PSEC-L5: SYSTEMS THEORY FOR POWER

PSEC-L5.1: HILBERT SPACE TECHNIQUES FOR REACTIVE POWER COMPENSATION WITH LIMITED CURRENT BANDWIDTH V - 904

Hanoch Lev-Ari, Alex Stankovic, Northeastern University, United States

PSEC-L5.2: A GEOMETRICAL STUDY ON VOLTAGE COLLAPSE MECHANISMS OF POWER SYSTEMS V - 908

Yongqiang Liu, South China University of Technology, China; Zheng Yan, Yixin Ni, Felix Wu, University of Hong Kong, China

PSEC-L5.3: PROBABILISTIC LOAD-DEPENDENT CASCADING FAILURE WITH LIMITED COMPONENT INTERACTIONS V - 912

Ian Dobson, University of Wisconsin, United States; Benjamin Carreras, Oak Ridge National Laboratory, United States; David Newman, University of Alaska, United States

PSEC-L5.4: METER PLACEMENT FOR LOAD ESTIMATION IN RADIAL POWER DISTRIBUTION SYSTEMS V - 916

Jie Wan, Areva T&D, United States; Karen Miu, Drexel University, United States

PSEC-L5.5: A TOPOLOGICAL MEASUREMENTS AND RTUS DESIGN AGAINST A CONTINGENCY V - 920

Garng Huang, Jiansheng Lei, Texas A&M University, United States

PSEC-P1: POWER ELECTRONICS AND SYSTEMS

PSEC-P1.1: SINGLE-PHASE CAPACITOR CLAMPED INVERTER WITH SIMPLE STRUCTURE V - 924

Bor-Ren Lin, Chun-Hao Huang, National Yunlin University of Science and Technology, Taiwan

PSEC-P1.2: A GENERALIZED AVERAGING MODEL FOR FIXED FREQUENCY CONVERTERS V - 928

Shek-Wai Ng, Yim-Shu Lee, The Hong Kong Polytechnic University, Hong Kong SAR of China

PSEC-P1.3: CHARACTERIZING NONLINEAR LOAD HARMONICS USING FRACTAL ANALYSIS V - 932

Kingsley Umeh, Azah Mohamed, Ramizi Mohamed, Aini Hussain, National University of Malaysia (UKM), Malaysia

PSEC-P1.4: ANALYSIS OF NONLINEAR DYNAMICS IN DELTA MODULATORS FOR PWM CONTROL V - 936

Hiroshi Shimazu, Toshimichi Saito, HOSEI University, Japan

PSEC-P2: CONTROL OF POWER CONVERTERS

PSEC-P2.1: A CAD SIMULATOR BASED ON LOOP GAIN MEASUREMENT FOR SWITCHING CONVERTERS V - 940

Dongsheng Ma, Louisiana State University, United States; Vincent Tam, Artesyn Technologies Asia-Pacific Ltd., Hong Kong SAR of China; Wing-Hung Ki, Hylas Y. H. Lam, Hong Kong University of Science and Technology, Hong Kong SAR of China

PSEC-P2.2: DIGITALLY CONTROLLED BUCK CONVERTER..... V - 944

Dušan Gleich, Miro Milanovic, Suzana Uran, Franc Mihalic, University of Maribor, Slovenia

PSEC-P2.3: A 3-D PWM CONTROL, H-BRIDGE TRI-LEVEL INVERTER FOR POWER QUALITY COMPENSATION IN THREE-PHASE FOUR-WIRED SYSTEMS V - 948

Pui-In Mak, Man-Chung Wong, Seng-Pan U., University of Macau, Macao SAR of China

PSEC-P2.4: AUTOMATED STATE-VARIABLE FORMULATION FOR POWER ELECTRONIC CIRCUITS AND SYSTEMS V - 952

Juri Jatskevich, Tarek Aboul-Seoud, University of British Columbia, Canada

PSEC-P2.5: GLOBAL BEHAVIOR ANALYSIS OF A DC-DC BOOST POWER CONVERTER OPERATING WITH CONSTANT POWER LOAD V - 956

Claudio Rivetta, Geoffrey Williamson, Illinois Institute of Technology, United States

PSEC-P3: POWER ELECTRONICS CIRCUITS

PSEC-P3.1: SINGLE-PHASE THREE-LEVEL CONVERTER FOR POWER FACTOR CORRECTION V - 960

Bor-Ren Lin, Tsung-Yu Yang, National Yunlin University of Science and Technology, Taiwan

PSEC-P3.2: CHARACTERIZATION OF CHARGE-PUMP RECTIFIERS FOR STANDARD V - 964
SUBMICRON CMOS PROCESSES

Mark Hooper, Matt Kucic, Paul Hasler, Georgia Institute of Technology, United States

PSEC-P3.3: SUPPRESSION OF HARMONIC SPIKES IN ASYNCHRONOUS SIGMA DELTA V - 968
MODULATION BY RANDOMIZING HYSTERESIS WINDOW

Apinan Aurasopon, Pinit Kumhom, Kosin Chamnongthai, King Mongkut's University of Technology Thonburi, Thailand

PSEC-P3.4: A NEW RELIABLE SELF SUPPLIED GATE DRIVE CIRCUIT FOR SCRS WITH V - 972
BREAKOVER DIODES FOR PROTECTION

Jun Zhang, Renjie Ding, Haitao Song, Tsinghua University, China

PSEC-P4: ANALYSIS OF POWER SYSTEMS

PSEC-P4.1: HILBERT SPACE TECHNIQUES FOR EVALUATING TRADE-OFFS IN REACTIVE V - 976
POWER COMPENSATION

Hanoch Lev-Ari, Alex Stankovic, Kevin Xu, Milun Perišić, Northeastern University, United States

PSEC-P4.2: PETRI NET BASED TRANSFORMER FAULT DIAGNOSIS V - 980

Pavlos Georgilakis, John Katsigiannis, Kimon Valavanis, Technical University of Crete, Greece

PSEC-P4.3: EQUILIBRIUM ANALYSIS OF VOLTAGE-FED FIELD ORIENTED CONTROLLED V - 984
INDUCTION MOTORS

Rubén Salas-Cabrera, Instituto Tecnológico de Cd. Madero, Mexico; Claudio A. Cañizares, University of Waterloo, Canada

PSEC-P4.4: NEURAL NETWORK APPROACH FOR ESTIMATION OF LOAD COMPOSITION V - 988

Jiwu Duan, Dariusz Czarkowski, Zivan Zabar, Polytechnic University, United States

PSEC-P4.5: MODIFYING EIGENVALUE INTERACTIONS NEAR WEAK RESONANCE V - 992

Vincent Auvray, Ian Dobson, University of Wisconsin, United States; Louis Wehenkel, Université de Liège, Belgium