

# 1983 Index

## IEEE Transactions on Computers

### Vol. C-32

This index covers all items—papers, correspondence, reviews, etc.—that appeared in this periodical during 1983, and items from prior years that were commented upon or corrected in 1983. The index is divided into an Author Index and a Subject Index, both arranged alphabetically.

The *Author Index* contains the primary entry for each item; this entry is listed under the name of the first author and includes coauthor names, title, location of the item, and notice of corrections and comments if any. Cross-references are given from each coauthor name to the name of the corresponding first author. The location of the item is specified by the journal name (abbreviated), year, month, and inclusive pages.

The *Subject Index* contains several entries for each item, each consisting of a subject heading, modifying phrase(s), first author's name—followed by + if the paper has coauthors—and enough information to locate the item. For coauthors, title, comments, and corrections if any, etc., it is necessary to refer to the primary entry in the Author Index. Subject cross-references are provided as required by the subject matter. Also provided whenever appropriate are listings under generic headings such as *Bibliographies* (for any paper with at least 50 references, as well as papers that are exclusively bibliographies), *Book reviews*, and *Special issues*.

#### AUTHOR INDEX

##### A

- Abbott, Curtis.** A symbolic simulator for microprogram development (Corresp.); *T-C Aug 83* 770–774  
**Aboulhamid, M. E.,** and E. Cerny. A class of test generators for built-in testing (Corresp.); *T-C Oct 83* 957–959  
**Abraham, Jacob A.,** see Chou, Timothy C. K., *T-C Sep 83* 799–808  
**Ackland, Bryan D.,** see Weste, Neil, *T-C Aug 83* 731–744  
**Afshari, P. V.,** S. C. Bruell, and R. Y. Kain. On the load balancing bus accessing scheme (Corresp.); *T-C Aug 83* 766–770  
**Agrawal, Dharma P.** Graph theoretical analysis and design of multistage interconnection networks; *T-C Jul 83* 637–648  
**Agrawal, Dharma P.,** see Bhuyan, Laxmi N., *T-C Dec 83* 1081–1090  
**Agrawal, Dharma P.,** *Guest ed.*, and Thammavaram R. N. Rao, *Guest ed.* Computer arithmetic (Special issue introduction); *T-C Apr 83* 329–330  
**Agrawala, Ashok K.,** *Guest ed.*, and Ulrich Herzog, *Guest ed.* Performance evaluation of multiple processor systems (Special issue introduction); *T-C Jan 83* 2–3  
**Amar, D.** On the connectivity of some telecommunications networks (Corresp.); *T-C May 83* 512–519  
**Arnold, Christopher P.,** Michael I. Parr, and Michael B. Dewe. An efficient parallel algorithm for the solution of large sparse linear matrix equations; *T-C Mar 83* 265–273  
**Atkins, Daniel E.,** see Ong, Shauchi, *T-C Apr 83* 359–369  
**Aupperle, Eric M.** Merit's evolution—Statistically speaking; *T-C Oct 83* 881–902

##### B

- Babaoglu, Ozalp,** and Domenico Ferrari. Two-level replacement decisions in paging stores; *T-C Dec 83* 1151–1159  
**Baer, Jean-Loup,** Hung-Chang Du, and Richard E. Ladner. Binary search in a multiprocessor environment; *T-C Jul 83* 667–677  
**Balbo, Gianfranco,** see Marsan, Marco Ajmone, *T-C Jan 83* 60–71  
**Bandeira, Nuno,** Ken Vaccaro, and James A. Howard. A two's complement array multiplier using true values of the operands (Corresp.); *T-C Aug 83* 745–747  
**Barros, José C.,** and Brian W. Johnson. Equivalence of the arbiter, the synchronizer, the latch, and the inertial delay; *T-C Jul 83* 603–614  
**Barzilai, Zeev,** Don Coppersmith, and Arnold L. Rosenberg. Exhaustive generation of bit patterns with applications to VLSI self-testing; *T-C Feb 83* 190–194  
**Bashir, A. F.,** V. Susarla, and K. Vairavan. A statistical study of the performance of a task scheduling algorithm (Corresp.); *T-C Aug 83* 774–777  
**Basu, Dhruba,** see Prasad Rao, K. V. S. S., *T-C May 83* 464–475  
**Baudet, Gérard M.,** Franco P. Preparata, and Jean E. Vuillemin. Area – time optimal VLSI circuits for convolution; *T-C Jul 83* 684–688  
**Bazelov, Alexander R.,** and Jaan Raamot. On the microprocessor solution of ordinary differential equations using integer arithmetic (Corresp.); *T-C Feb 83* 204–207

**Besslich, P. W.** A method for the generation and processing of dyadic indexed data (Corresp.); *T-C May 83* 487–494

**Bhat, Kabekode V. S.** An efficient approach for fault diagnosis in a Boolean  $n$ -cube array of microprocessors (Corresp.); *T-C Nov 83* 1070–1071

**Bhatt, P. C. P.,** see Nath, Dhruba, *T-C Jun 83* 569–581

**Bhattacharyya, Asok.** On a novel approach of fault detection in an easily testable sequential machine with extra inputs and extra outputs (Corresp.); *T-C Mar 83* 323–325

**Bhuyan, Laxmi N.,** and Dharma P. Agrawal. Design and performance of generalized interconnection networks; *T-C Dec 83* 1081–1090

**Biswas, Nripendra N.,** see Ramanatha, K. S., *T-C May 83* 438–444

**Biswas, Nripendra N.,** see Ramanatha, K. S., *T-C Jun 83* 551–557

**Biswas, Nripendra N.,** see Rao, Chamarty D. V. P., *T-C Sep 83* 863–868

**Blakley, G. R.** A computer algorithm for calculating the product  $AB$  modulo  $M$  (Corresp.); *T-C May 83* 497–500

**Bochmann, Gregor V.,** and Michel Raynal. Structured specification of communicating systems; *T-C Feb 83* 120–133

**Bogong, Su,** see Grishman, Ralph, *T-C Dec 83* 1191–1194

**Bongiovanni, G.** Two VLSI structures for the discrete Fourier transform (Corresp.); *T-C Aug 83* 750–754

**Bongiovanni, G.** A VLSI network for variable size FFT's (Corresp.); *T-C Aug 83* 756–760

**Bowen, B. A.,** see Siomalias, K. O., *T-C Jul 83* 689–695

**Bowyer, Keven W.,** and C. Frank Starmer. Optimizing contiguous-element region selection for virtual memory systems (Corresp.); *T-C Dec 83* 1201–1203

**Brand, Daniel.** Redundancy and don't cares in logic synthesis; *T-C Oct 83* 947–952

**Brandwajn, Alexandre.** Models of DASD subsystems with multiple access paths: A throughput-driven approach; *T-C May 83* 451–463

**Briggs, Fayé A.,** and Michel Dubois. Effectiveness of private caches in multiprocessor systems with parallel-pipelined memories; *T-C Jan 83* 48–59

**Bruell, S. C.,** see Afshari, P. V., *T-C Aug 83* 766–770

**Burr, David J.,** see Weste, Neil, *T-C Aug 83* 731–744

**Bushard, Louis B.** A minimum table size result for higher radix nonrestoring division; *T-C Jun 83* 521–526

**Bux, Werner.** Analysis of a local-area bus system with controlled access (Corresp.); *T-C Aug 83* 760–763

##### C

**Cantarella, Robert G.** The reliability of periodically repaired  $n - 1/n$  parallel redundant systems (Corresp.); *T-C Jun 83* 597–598

**Carlson, David A.** Time – space tradeoffs on back-to-back FFT algorithms (Corresp.); *T-C Jun 83* 585–589

**Cerny, E.,** see Aboulhamid, M. E., *T-C Oct 83* 957–959

**Chandra, D. V. Satish,** see Swartzlander, Earl E., Jr., *T-C Jun 83* 526–534

**Chaney, Thomas J.** Measured flip-flop responses to marginal triggering (Corresp.); *T-C Dec 83* 1207–1209

**Chaudhuri, Ranjan,** Son Pham, and Oscar N. Garcia. Solution of an open problem on probabilistic grammars (Corresp.); *T-C Aug 83* 748–750

**Chazelle, Bernard.** The bottom-left bin-packing heuristic: An efficient implementation; *T-C Aug 83* 697–707

**Chen, Chin-Long.** Error-correcting codes with byte error-detection capability; *T-C Jul 83* 615–621

**Chiang, Kuang-Wei,** and Zvonko G. Vranesic. A tree representation of combinational networks (Corresp.); *T-C Mar 83* 315–319

**Chin, Francis,** and Cao An Wang. Optimal algorithms for the intersection and the minimum distance problems between planar polygons (Corresp.); *T-C Dec 83* 1203–1207

**Chou, Timothy C. K.,** and Jacob A. Abraham. Load redistribution under failure in distributed systems; *T-C Sep 83* 799–808

**Chow, Paul,** Zvonko G. Vranesic, and Ju L. Yen. A pipelined distributed arithmetic PFFT processor; *T-C Dec 83* 1128–1136

**Chow, Yuan-Chieh,** see Winslow, Leon E., *T-C Jul 83* 677–683

**Chu, Wesley W.,** Wilhelm Haller, and Kin K. Leung. Reservation channel access protocol for high speed local networks with star configurations (Corresp.); *T-C Aug 83* 763–766

**Chu, Wesley W.,** and Paul Hurley. Correction to 'Optimal query processing for distributed database systems' (Sep 82 835–850); *T-C Sep 83* 878

**Cohen, Marty S.,** T. E. Hull, and V. Carl Hamacher. CADAC: A controlled-precision decimal arithmetic unit; *T-C Apr 83* 370–377

**Conte, Gianni,** see Marsan, Marco Ajmone, *T-C Jan 83* 60–71

**Coppersmith, Don**, see Barzilai, Zeev, *T-C Feb 83* 190–194  
**Coppersmith, Don**, see Gopal, Inder S., *T-C Sep 83* 845–858

**D**

- Dahbura, Anton T.**, and Gerald M. Masson. Greedy diagnosis of hybrid fault situations (Corresp.); *T-C Aug 83* 777–782  
**Dahbura, Anton T.**, and Gerald M. Masson. Greedy diagnosis as the basis of an intermittent-fault/transient-upset tolerant system design (Corresp.); *T-C Oct 83* 953–957  
**Danielsson, Per E.** A variable-length shift-register (Corresp.); *T-C Nov 83* 1067–1069  
**Davidson, Edward S.**, see Yeh, Phil C. C., *T-C Jan 83* 38–47  
**De Prycker, Martin**. Representing the effect of instruction prefetch in a microprocessor performance model (Corresp.); *T-C Sep 83* 868–872  
**Dekel, Eliezer**, and Sartaj Sahni. Binary trees and parallel scheduling algorithms (Corresp.); *T-C Mar 83* 307–315  
**Dewe, Michael B.**, see Arnold, Christopher P., *T-C Mar 83* 265–273  
**Du, Hung-Chang**, see Baer, Jean-Loup, *T-C Jul 83* 667–677  
**Dubois, Michel**, see Briggs, Fayé A., *T-C Jan 83* 48–59  
**Dunbar, R. C.**, see Evans, D. J., *T-C Feb 83* 201–204  
**Dunning, Larry A.**, and Murali R. Varanasi. Code constructions for error control in byte organized memory systems; *T-C Jun 83* 535–542

**E**

- Ercegovac, Milos D.**, see Watanuki, Osaaki, *T-C Apr 83* 352–358  
**Evans, D. J.**, and R. C. Dunbar. The parallel solution of triangular systems of equations (Corresp.); *T-C Feb 83* 201–204

**F**

- Ferrari, Domenico**, see Babaoglu, Ozalp, *T-C Dec 83* 1151–1159  
**Fiol, Miguel A.**, see Lang, Tomás, *T-C Aug 83* 707–716  
**Flynn, Michael J.**, and Lee W. Hoevel. Execution architecture: The DELtran experiment; *T-C Feb 83* 156–175  
**Franklin, Mark A.**, see Wann, Donald F., *T-C Mar 83* 284–293  
**Franklin, W. Randolph**. Efficient iterated rotation of an object (Corresp.); *T-C Nov 83* 1064–1067  
**Franta, William R.**, see Gold, Yaron I., *T-C Feb 83* 133–147  
**Froment, Antoine**. Error free computation: A direct method to convert finite-segment  $p$ -adic numbers into rational numbers; *T-C Apr 83* 337–343  
**Fromm, Hansjörg**, Uwe Hercksen, Ulrich Herzog, Karl-Heinz John, Rainer Klar, and Wolfgang Kleinöder. Experiences with performance measurement and modeling of a processor array; *T-C Jan 83* 15–31  
**Fujiwara, Hideo**, see Saluja, Kewal K., *T-C Nov 83* 1038–1046  
**Fujiwara, Hideo**, and Takeshi Shimono. On the acceleration of test generation algorithms; *T-C Dec 83* 1137–1144  
**Fung, Leona Y.**, see Patel, Janak H., *T-C Apr 83* 417–422

**G**

- Gaitanis, N.**, see Halatsis, C., *T-C Mar 83* 326–328  
**Gaitanis, N.**, and C. Halatsis. Near-perfect codes for binary-coded radix- $r$  arithmetic units (Corresp.); *T-C May 83* 494–497  
**Gaitanis, N.**, see Halatsis, C., *T-C May 83* 507–511  
**Gaitanis, Nicolas**, and Constantine Halatsis. A new design method for  $m$ -out-of- $n$  TSC checkers; *T-C Mar 83* 273–283  
**Garcia, Gilles H.**, and William J. Kubitz. Minimum mean running time function generation using read-only memory; *T-C Feb 83* 147–156  
**Garcia, Oscar N.**, see Chaudhuri, Ranjan, *T-C Aug 83* 748–750  
**Geist, Robert**, and Kishor Trivedi. Ultrahigh reliability prediction for fault-tolerant computer systems; *T-C Dec 83* 1118–1127  
**Gieser, John L.**, see Sheraga, Robert J., *T-C Jun 83* 557–569  
**Gnanasekaran, R.** On a bit-serial input and bit-serial output multiplier (Corresp.); *T-C Sep 83* 878–880  
**Gold, Yaron I.**, William R. Franta, and Shlomo Moran. A distributed channel-access protocol for fully connected networks with mobile nodes; *T-C Feb 83* 133–147  
**Gonzalez, Rafael C.**, see Moret, Bernard M. E., *T-C Dec 83* 1211–1212  
**Gopal, Inder S.**, Don Coppersmith, and C. K. Wong. Optimal wiring of movable terminals; *T-C Sep 83* 845–858  
**Gottlieb, Allan**, Ralph Grishman, Clyde P. Kruskal, Kevin P. McAuliffe, Larry Rudolph, and Marc Snir. The NYU Ultracomputer—Designing an MIMD shared memory parallel computer; *T-C Feb 83* 175–189  
**Gregoretti, Francesco**, see Marsan, Marco Ajmone, *T-C Jan 83* 60–71  
**Grishman, Ralph**, see Gottlieb, Allan, *T-C Feb 83* 175–189  
**Grishman, Ralph**, and Su Bogong. A preliminary evaluation of trace scheduling for global microcode compaction (Corresp.); *T-C Dec 83* 1191–1194

**H**

- Halatsis, C.**, N. Gaitanis, and M. Sigala. Error-correcting codes in binary-coded radix- $r$  arithmetic (Corresp.); *T-C Mar 83* 326–328  
**Halatsis, C.**, see Gaitanis, N., *T-C May 83* 494–497  
**Halatsis, C.**, N. Gaitanis, and M. Sigala. Fast and efficient totally self-checking checkers for  $m$ -out-of-( $2m \pm 1$ ) codes (Corresp.); *T-C May 83* 507–511  
**Halatsis, Constantine**, see Gaitanis, Nicolas, *T-C Mar 83* 273–283  
**Haller, Wilhelm**, see Chu, Wesley W., *T-C Aug 83* 763–766  
**Hamacher, V. Carl**, see Cohen, Marty S., *T-C Apr 83* 370–377  
**Heidelberger, Philip**, and Kishor S. Trivedi. Analytic queueing models for programs with internal concurrency; *T-C Jan 83* 73–82  
**Hercksen, Uwe**, see Fromm, Hansjörg., *T-C Jan 83* 15–31  
**Herzog, Ulrich**, see Fromm, Hansjörg., *T-C Jan 83* 15–31  
**Herzog, Ulrich**, *Guest ed.*, see Agrawala, Ashok K., *Guest ed.*, *T-C Jan 83* 2–3  
**Hirschberg, Daniel S.**, see Kumar, Manoj, *T-C Mar 83* 254–264  
**Hockney, Roger W.** Characterizing computers and optimizing the FACR(1) Poisson-solver on parallel unicompilers; *T-C Oct 83* 933–941  
**Hoevel, Lee W.**, see Flynn, Michael J., *T-C Feb 83* 156–175  
**Horowitz, Ellis**, and Alessandro Zorat. Divide-and-conquer for parallel processing (Corresp.); *T-C Jun 83* 582–585  
**Howard, James A.**, see Bandeira, Nuno, *T-C Aug 83* 745–747  
**Huang, C. H.** A fully parallel mixed-radix conversion algorithm for residue number applications (Corresp.); *T-C Apr 83* 398–402  
**Hull, T. E.**, see Cohen, Marty S., *T-C Apr 83* 370–377  
**Hurley, Paul**, see Chu, Wesley W., *T-C Sep 83* 878

**I**

- Imase, Makoto**, and Masaki Itoh. A design for directed graphs with minimum diameter (Corresp.); *T-C Aug 83* 782–784  
**Irwin, Mary Jane**, and Robert Michael Owens. Fully digit on-line networks (Corresp.); *T-C Apr 83* 402–406  
**Ishida, Tora**, see Isoda, Sodahiro, *T-C Oct 83* 922–933  
**Isoda, Sodahiro**, Yoshizumi Kobayashi, and Toru Ishida. Global compaction of horizontal microprograms based on the generalized data dependency graph; *T-C Oct 83* 922–933  
**Itoh, Masaki**, see Imase, Makoto, *T-C Aug 83* 782–784

**J**

- Jenkins, W. Kenneth**. The design of error checkers for self-checking residue number arithmetic; *T-C Apr 83* 388–396  
**John, Karl-Heinz**, see Fromm, Hansjörg., *T-C Jan 83* 15–31  
**Johnson, Brian W.**, see Barros, José C., *T-C Jul 83* 603–614  
**Jones, Anita K.**, see Segall, Zary, *T-C Jan 83* 4–14  
**Jullien, Graham A.**, see Nagpal, Hari K., *T-C Nov 83* 989–1001

**K**

- Kain, R. Y.**, see Afshari, P. V., *T-C Aug 83* 766–770  
**Kain, Richard Y.**, see Oikonomou, Kostas N., *T-C Jun 83* 543–550  
**Kak, Subhash C.** A structural redundancy in  $d$ -sequences (Corresp.); *T-C Nov 83* 1069–1070  
**Kallman, Ralph**. A faster 8-bit carry circuit (Corresp.); *T-C Dec 83* 1209–1211  
**Karpovsky, M.** Universal tests for detection of input/output stuck-at and bridging faults (Corresp.); *T-C Dec 83* 1194–1198  
**Keedy, J. L.** An instruction set for evaluating expressions (Corresp.); *T-C May 83* 476–478  
**King, P. J. B.**, see Mitrani, I., *T-C Jan 83* 96–98  
**Kinoshita, Kozo**, see Saluja, Kewal K., *T-C Nov 83* 1038–1046  
**Klar, Rainer**, see Fromm, Hansjörg., *T-C Jan 83* 15–31  
**Kleinöder, Wolfgang**, see Fromm, Hansjörg., *T-C Jan 83* 15–31  
**Kluge, W. E.** Cooperating reduction machines; *T-C Nov 83* 1002–1012  
**Kobayashi, Makoto**. Dynamic profile of instruction sequences for the IBM System/370 (Corresp.); *T-C Sep 83* 859–861  
**Kobayashi, Yoshizumi**, see Isoda, Sodahiro, *T-C Oct 83* 922–933  
**Kornerup, Peter**, and David W. Matula. Finite precision rational arithmetic: An arithmetic unit; *T-C Apr 83* 378–388  
**Kramer, Steven M.**, and Deepinder P. Sidhu. Security information flow in multidimensional arrays (Corresp.); *T-C Dec 83* 1188–1191  
**Krishna, S.**, see Veni Madhavan, C. E., *T-C Dec 83* 1200–1201 (Original paper, Dec 80 1068–1080)  
**Krishnamurthy, E. V.** On the conversion of Hensel codes to Farey rationals; *T-C Apr 83* 331–337  
**Krishnamurthy, E. V.**, and Venu K. Murthy. Fast iterative division of  $p$ -adic numbers (Corresp.); *T-C Apr 83* 396–398  
**Kruskal, Clyde P.**, see Gottlieb, Allan, *T-C Feb 83* 175–189  
**Kruskal, Clyde P.** Searching, merging, and sorting in parallel computation; *T-C Oct 83* 942–946

- Kruskal, Clyde P.**, and Marc Snir. The performance of multistage interconnection networks for multiprocessors; *T-C Dec* 83 1091–1098  
**Kubitz, William J.**, see Garcia, Gilles H., *T-C Feb* 83 147–156  
**Kumar, Manoj**, and Daniel S. Hirschberg. An efficient implementation of Batcher's odd–even merge algorithm and its application in parallel sorting schemes; *T-C Mar* 83 254–264

## L

- Ladner, Richard E.**, see Baer, Jean-Loup, *T-C Jul* 83 667–677  
**Lam, Paklin**, see Smith, James E., *T-C Sep* 83 831–844  
**Lam, Simon S.** A simple derivation of the MVA and LBANC algorithm from the convolution algorithm (Corresp.); *T-C Nov* 83 1062–1064  
**Lang, Tomás**, Mateo Valero, and Miguel A. Fiol. Reduction of connections for multibus organization; *T-C Aug* 83 707–716  
**Laning, Laurence J.**, and Michael S. Leonard. File allocation in a distributed computer communication network; *T-C Mar* 83 232–244  
**Lawrie, Duncan H.**, see Padmanabhan, Krishnan, *T-C Dec* 83 1099–1108  
**Leonard, Michael S.**, see Laning, Laurence J., *T-C Mar* 83 232–244  
**Leung, Kin K.**, see Chu, Wesley W., *T-C Aug* 83 763–766  
**Liddell, Heather M.**, see Parkinson, Dennis, *T-C Jan* 83 32–37  
**Lin, Gordon K.**, and Premachandran R. Menon. Totally present checking experiments for sequential machines; *T-C Feb* 83 101–107  
**Lipsky, Lester**, see Seth, Sharad C., *T-C Aug* 83 754–756  
**Liu, K. Y.**, see Truong, T. K., *T-C Mar* 83 301–306  
**Liu, Philip S.**, and Tzay Y. Young. VLSI array design under constraint of limited I/O bandwidth; *T-C Dec* 83 1160–1170  
**Lozano-Pérez, Tomás**. Spatial planning: A configuration space approach; *T-C Feb* 83 108–120  
**Lozier, Daniel W.** The use of floating-point and interval arithmetic in the computation of error bounds (Corresp.); *T-C Apr* 83 411–417

## M

- Maheshwari, S. N.**, see Nath, Dhruba, *T-C Jun* 83 569–581  
**Marsan, Marco Ajmone**, Gianfranco Balbo, Gianni Conte, and Francesco Gregoretti. Modeling bus contention and memory interference in a multiprocessor system; *T-C Jan* 83 60–71  
**Masson, Gerald M.**, and S. Brent Morris. Expected capacity of  $m/2$  (combinations) networks; *T-C Jul* 83 649–657  
**Masson, Gerald M.**, see Dahbura, Anton T., *T-C Aug* 83 777–782  
**Masson, Gerald M.**, see Dahbura, Anton T., *T-C Oct* 83 953–957  
**Matula, David W.**, see Kornerup, Peter, *T-C Apr* 83 378–388  
**McAuliffe, Kevin P.**, see Gottlieb, Allan, *T-C Feb* 83 175–189  
**McFarland, Michael C.**, and Alice C. Parker. An abstract model of behavior for hardware descriptions; *T-C Jul* 83 621–637  
**McGraw, James R.**, see Requa, Joseph E., *T-C May* 83 425–438  
**Menon, Premachandran R.**, see Lin, Gordon K., *T-C Feb* 83 101–107  
**Metzner, John J.** A parity structure for large remotely located replicated data files; *T-C Aug* 83 727–730  
**Mezzalama, Marco**, and Paolo Prinetto. A hierarchical description model for microcode (Corresp.); *T-C May* 83 478–487  
**Miczo, Alexander**. A self-test hardwired control section (Corresp.); *T-C Jul* 83 695–696  
**Miller, D. M.**, and J. C. Muzio. Spectral fault signatures for internally unate combinational networks (Corresp.); *T-C Nov* 83 1058–1062  
**Miller, Dale D.**, and John N. Polky. A residue number system implementation of the LMS algorithm using optical waveguide circuits; *T-C Nov* 83 1013–1028  
**Miller, William C.**, see Nagpal, Hari K., *T-C Nov* 83 989–1001  
**Mitrani, I.**, and P. J. B. King. Multiserver systems subject to breakdowns: An empirical study (Corresp.); *T-C Jan* 83 96–98  
**Moran, Shlomo**, see Gold, Yaron I., *T-C Feb* 83 133–147  
**Moret, Bernard M. E.**, Michael G. Thomason, and Rafael C. Gonzalez. Symmetric and threshold Boolean functions are exhaustive (Corresp.); *T-C Dec* 83 1211–1212  
**Morris, S. Brent**, see Masson, Gerald M., *T-C Jul* 83 649–657  
**Muroga, Saburo**, see Sakurai, Akito, *T-C Oct* 83 969–976  
**Murthy, Venu K.**, see Krishnamurthy, E. V., *T-C Apr* 83 396–398  
**Muzio, J. C.**, see Miller, D. M., *T-C Nov* 83 1058–1062

## N

- Nagle, H. Troy, Jr.**, see Swartzlander, Earl E., Jr., *T-C Jun* 83 526–534  
**Nagpal, Hari K.**, Graham A. Jullien, and William C. Miller. Processor architectures for two-dimensional convolvers using a single multiplexed computational element with finite field arithmetic; *T-C Nov* 83 989–1001  
**Nanya, Takashi**, see Yamada, Teruhiko, *T-C May* 83 511–512 (Original paper, Jun 80 523–527)  
**Nath, Dhruba**, S. N. Maheshwari, and P. C. P. Bhatt. Efficient VLSI networks for parallel processing based on orthogonal trees; *T-C Jun* 83 569–581

- Niznik, Carol A.** A quantization approximation for modeling computer network nodal queueing delay; *T-C Mar* 83 245–253

## O

- Oikonomou, Kostas N.**, and Richard Y. Kain. Abstractions for node level passive fault detection in distributed systems; *T-C Jun* 83 543–550  
**Ong, Shauchi**, and Daniel E. Atkins. A basis for the quantitative comparison of computer number systems; *T-C Apr* 83 359–369  
**Owens, Robert Michael**, see Irwin, Mary Jane, *T-C Apr* 83 402–406  
**Owens, Robert Michael**. Techniques to reduce the inherent limitations of fully digit on-line arithmetic (Corresp.); *T-C Apr* 83 406–411

## P

- Padmanabhan, Krishnan**, and Duncan H. Lawrie. A class of redundant path multistage interconnection networks; *T-C Dec* 83 1099–1108  
**Papachristou, Christos A.** Direct implementation of discrete and residue-based functions via optimal encoding: A programmable array logic approach (Corresp.); *T-C Oct* 83 961–968  
**Parker, Alice C.**, see McFarland, Michael C., *T-C Jul* 83 621–637  
**Parkinson, Dennis**, and Heather M. Liddell. The measurement of performance on a highly parallel system; *T-C Jan* 83 32–37  
**Parr, Michael I.**, see Arnold, Christopher P., *T-C Mar* 83 265–273  
**Patel, Janak H.**, see Yeh, Phil C. C., *T-C Jan* 83 38–47  
**Patel, Janak H.**, and Leona Y. Fung. Concurrent error detection in multiply and divide arrays (Corresp.); *T-C Apr* 83 417–422  
**Pedar, A.**, and V. V. S. Sarma. Architecture optimization of aerospace computing systems; *T-C Oct* 83 911–922  
**Pham, Son**, see Chaudhuri, Ranjan, *T-C Aug* 83 748–750  
**Pham, Son**, see Varanasi, M. R., *T-C Sep* 83 872–874  
**Pitchumani, Vijay**, and Edward P. Stabler. An inductive assertion method for register transfer level design verification; *T-C Dec* 83 1073–1080  
**Polky, John N.**, see Miller, Dale D., *T-C Nov* 83 1013–1028  
**Pradhan, Dhiraj K.** Sequential network design using extra inputs for fault detection (Corresp.); *T-C Mar* 83 319–323  
**Prasad Rao, K. V. S. S.**, and Dhruba Basu. Design of totally self-checking circuits with an unrestricted stuck-at fault-set using redundancy in space and time domains; *T-C May* 83 464–475  
**Preparata, Franco P.** A mesh-connected area – time optimal VLSI multiplier of large integers (Corresp.); *T-C Feb* 83 194–198  
**Preparata, Franco P.**, see Baudet, Gérard M., *T-C Jul* 83 684–688  
**Prinetto, Paolo**, see Mezzalama, Marco, *T-C May* 83 478–487

## R

- Raamot, Jaan**, see Bazelow, Alexander R., *T-C Feb* 83 204–207  
**Raghavan, Raghunath**, and Sartaj Sahni. Single row routing; *T-C Mar* 83 209–220  
**Ramachandran, Vijaya**. Single residue error correction in residue number systems (Corresp.); *T-C May* 83 504–507  
**Ramamoorthy, C. V.**, and Benjamin W. Wah. The isomorphism of simple file allocation; *T-C Mar* 83 221–232  
**Ramanatha, K. S.**, and Nripendra N. Biswas. An on-line algorithm for the location of cross point faults in programmable logic arrays; *T-C May* 83 438–444  
**Ramanatha, K. S.**, and Nripendra N. Biswas. A design for testability of undetectable crosspoint faults in programmable logic arrays; *T-C Jun* 83 551–557  
**Rao, Charathy D. V. P.**, and Nripendra N. Biswas. On the minimization of wordwidth in the control memory of a microprogrammed digital computer (Corresp.); *T-C Sep* 83 863–868  
**Rao, K. V. S. S. Prasad**, see Prasad Rao, K. V. S. S.  
**Rao, T. R. N.**, see Varanasi, M. R., *T-C Sep* 83 872–874  
**Rao, Thammavaram R. N.**, *Guest ed.*, see Agrawal, Dharma P., *Guest ed.*, *T-C Apr* 83 329–330  
**Raynal, Michel**, see Bochmann, Gregor V., *T-C Feb* 83 120–133  
**Reddy, V. C. V. Pratapa**, see Virupakshia, A. R., *T-C Jun* 83 594–597  
**Reed, Daniel A.**, and Herbert D. Schwetman. Cost – performance bounds for multimicrocomputer networks; *T-C Jan* 83 83–95  
**Reed, I. S.**, see Truong, T. K., *T-C Mar* 83 301–306  
**Reed, I. S.**, see Truong, T. K., *T-C Sep* 83 874–877  
**Requa, Joseph E.**, and James R. McGraw. The piecewise data flow architecture: Architectural concepts; *T-C May* 83 425–438  
**Robinson, J. P.** Addendum to 'Optimum Golomb rulers' (Dec 79 943–944); *T-C Feb* 83 201  
**Rosenberg, Arnold L.**, see Barzilai, Zeev, *T-C Feb* 83 190–194  
**Rosenberg, Arnold L.** The Diogenes approach to testable fault-tolerant arrays of processors; *T-C Oct* 83 902–910  
**Rudolph, Larry**, see Gottlieb, Allan, *T-C Feb* 83 175–189

## S

- Sahni, Sartaj**, see Raghavan, Raghunath, *T-C Mar 83* 209–220  
**Sahni, Sartaj**, see Dekel, Eliezer, *T-C Mar 83* 307–315  
**Sakurai, Akito**, and Saburo Muroga. Parallel binary adders with a minimum number of connections (Corresp.); *T-C Oct 83* 969–976  
**Saluja, Kewal K.**, Kozo Kinoshita, and Hideo Fujiwara. An easily testable design of programmable logic arrays for multiple faults; *T-C Nov 83* 1038–1046  
**Sarma, V. V. S.**, see Pedar, A., *T-C Oct 83* 911–922  
**Savir, Jacob**. A new empirical test for the quality of random integer generators (Corresp.); *T-C Oct 83* 960–961  
**Savir, Jacob**. Good controllability and observability do not guarantee good testability (Corresp.); *T-C Dec 83* 1198–1200  
**Schwab, Thomas F.**, and Stephen S. Yau. An algebraic model of fault masking logic circuits; *T-C Sep 83* 809–825  
**Schwetman, Herbert D.**, see Reed, Daniel A., *T-C Jan 83* 83–95  
**Segall, Zary**, Ajay Singh, Richard T. Snodgrass, Anita K. Jones, and Daniel P. Siewiorek. An integrated instrumentation environment for multiprocessors; *T-C Jan 83* 4–14  
**Sequin, Carlo H.**, see Tamir, Yuval, *T-C Nov 83* 977–989  
**Seth, Sharad C.**, and Lester Lipsky. A simplified method to calculate failure times in fault-tolerant system (Corresp.); *T-C Aug 83* 754–756  
**Shao, H. M.**, see Truong, T. K., *T-C Sep 83* 874–877  
**Sheraga, Robert J.**, and John L. Gieser. Experiments in automatic microcode generation; *T-C Jun 83* 557–569  
**Shimono, Takeshi**, see Fujiwara, Hideo, *T-C Dec 83* 1137–1144  
**Sidhu, Deepinder P.**, see Kramer, Steven M., *T-C Dec 83* 1188–1191  
**Siewiorek, Daniel P.**, see Segall, Zary, *T-C Jan 83* 4–14  
**Sigala, M.**, see Halatsis, C., *T-C Mar 83* 326–328  
**Sigala, M.**, see Halatsis, C., *T-C May 83* 507–511  
**Silverman, Gabriel M.**. Delayed-staging hierarchy optimization; *T-C Nov 83* 1029–1037  
**Singh, Ajay**, see Segall, Zary, *T-C Jan 83* 4–14  
**Siomalas, K. O.**, and B. A. Bowen. Performance of cross-bar multiprocessor systems (Corresp.); *T-C Jul 83* 689–695  
**Smith, James E.**, and Paklin Lam. A theory of totally self-checking system design; *T-C Sep 83* 831–844  
**Snir, Marc**, see Gottlieb, Allan, *T-C Feb 83* 175–189  
**Snir, Marc**, see Kruskal, Clyde F., *T-C Dec 83* 1091–1098  
**Snodgrass, Richard T.**, see Segall, Zary, *T-C Jan 83* 4–14  
**Srinivas, Mandayam A.**. Optimal parallel scheduling of Gaussian elimination DAG's; *T-C Dec 83* 1109–1117  
**Stabler, Edward P.**, see Pitchumani, Vijay, *T-C Dec 83* 1073–1080  
**Starks, Scott A.**, see Swartzlander, Earl E., Jr., *T-C Jun 83* 526–534  
**Starmer, C. Frank**, see Bowyer, Keven W., *T-C Dec 83* 1201–1203  
**Steinberg, David**. Invariant properties of the shuffle-exchange and a simplified cost-effective version of the Omega network; *T-C May 83* 444–450  
**Stout, Quentin F.**. Mesh-connected computers with broadcasting; *T-C Sep 83* 826–830  
**Susarla, V.**, see Bashir, A. F., *T-C Aug 83* 774–777  
**Susskind, Alfred K.**. Testing by verifying Walsh coefficients (Corresp.); *T-C Feb 83* 198–201  
**Swartzlander, Earl E., Jr.**, D. V. Satish Chandra, H. Troy Nagle, Jr., and Scott A. Starks. Sign/logarithm arithmetic for FFT implementation; *T-C Jun 83* 526–534

## T

- Tamir, Yuval**, and Carlo H. Sequin. Strategies for managing the register file in RISC; *T-C Nov 83* 977–989  
**Tang, D. T.**, and Lin S. Woo. Exhaustive test pattern generation with constant weight vectors; *T-C Dec 83* 1145–1150  
**Tasaka, Shuji**. Stability and performance of the R-ALOHA packet broadcast system; *T-C Aug 83* 717–726  
**Taylor, Fred J.** An overflow-free residue multiplier (Corresp.); *T-C May 83* 501–504  
**Teng, Meng-Hee**. Comments on 'Prime memory systems for array access' by D. H. Lawrie and C. R. Vora; *T-C Nov 83* 1072 (Original paper, May 82 435–442)  
**Thomason, Michael G.**, see Moret, Bernard M. E., *T-C Dec 83* 1211–1212  
**Thompson, Clark D.**. Fourier transforms in VLSI; *T-C Nov 83* 1047–1057  
**Thompson, Clark D.**. The VLSI complexity of sorting; *T-C Dec 83* 1171–1184  
**Trivedi, Kishor**, see Geist, Robert, *T-C Dec 83* 1118–1127  
**Trivedi, Kishor S.**, see Heidelberger, Philip, *T-C Jan 83* 73–82  
**Truong, T. K.**, K. Y. Liu, and I. S. Reed. A parallel-pipeline architecture of the fast polynomial transform for computing a two-dimensional cyclic convolution (Corresp.); *T-C Mar 83* 301–306  
**Truong, T. K.**, I. S. Reed, C.-S. Yeh, and H. M. Shao. A parallel architecture for digital filtering using Fermat number transforms (Corresp.); *T-C Sep 83* 874–877  
**Tsao, Nai-Kuan**. A simple approach to the error analysis of division-free numerical algorithms; *T-C Apr 83* 343–351

+ Check author entry for coauthors

- Twigg, David W.** Transposition of matrix stored on sequential file (Corresp.); *T-C Dec 83* 1185–1188

## U

- Ulman, Zenon D.** Sign detection and implicit – explicit conversion of numbers in residue arithmetic (Corresp.); *T-C Jun 83* 590–594

## V

- Vaccaro, Ken**, see Bandeira, Nuno, *T-C Aug 83* 745–747  
**Vairavan, K.**, see Bashir, A. F., *T-C Aug 83* 774–777  
**Valero, Mateo**, see Lang, Tomás, *T-C Aug 83* 707–716  
**Valiant, L. G.** Optimality of a two-phase strategy for routing in interconnection networks (Corresp.); *T-C Sep 83* 861–863  
**Varanasi, M. R.**, T. R. N. Rao, and Son Pham. Memory package error detection and correction (Corresp.); *T-C Sep 83* 872–874  
**Varanasi, Murali R.**, see Dunning, Larry A., *T-C Jun 83* 535–542  
**Veni Madhavan, C. E.**, and S. Krishna. Comments on 'Optimal design of distributed information systems' by P. P. Chen and J. Akoka; *T-C Dec 83* 1200–1201 (Original paper, Dec 80 1068–1080)  
**Virupakshia, A. R.**, and V. C. V. Pratapa Reddy. A simple random test procedure for detection of single intermittent fault in combinational circuits (Corresp.); *T-C Jun 83* 594–597  
**von Conta, Christoph**. Torus and other networks as communication networks with up to some hundred points; *T-C Jul 83* 657–666  
**Vranesic, Zvonko G.**, see Chiang, Kuang-Wei, *T-C Mar 83* 315–319  
**Vranesic, Zvonko G.**, see Chow, Paul, *T-C Dec 83* 1128–1136  
**Vuillemin, Jean**. A combinatorial limit to the computing power of VLSI circuits; *T-C Mar 83* 294–300  
**Vuillemin, Jean E.**, see Baudet, Gérard M., *T-C Jul 83* 684–688

## W

- Wah, Benjamin W.**, see Ramamoorthy, C. V., *T-C Mar 83* 221–232  
**Wang, Cao An**, see Chin, Francis, *T-C Dec 83* 1203–1207  
**Wann, Donald F.**, and Mark A. Franklin. Asynchronous and clocked control structures for VLSI based interconnection networks; *T-C Mar 83* 284–293  
**Watanuki, Osaaki**, and Milos D. Ercegovac. Error analysis of certain floating-point on-line algorithms; *T-C Apr 83* 352–358  
**Weste, Neil**, David J. Burr, and Bryan D. Ackland. Dynamic time warp pattern matching using an integrated multiprocessing array; *T-C Aug 83* 731–744  
**Winslow, Leon E.**, and Yuan-Chieh Chow. The analysis and design of some new sorting machines; *T-C Jul 83* 677–683  
**Wojciechowski, Witold**, and Anthony S. Wojcik. Automated design of multiple-valued logic circuits by automatic theorem proving techniques; *T-C Sep 83* 785–798  
**Wojcik, Anthony S.**, see Wojciechowski, Witold, *T-C Sep 83* 785–798  
**Wong, C. K.**, see Gopal, Inder S., *T-C Sep 83* 845–858  
**Woo, Lin S.**, see Tang, D. T., *T-C Dec 83* 1145–1150

## Y

- Yamada, Teruhiko**, and Takashi Nanya. Comments on 'Detection and location of input and feedback bridging faults among input and output lines' by M. Karpovsky and S. Y. H. Su; *T-C May 83* 511–512 (Original paper, Jun 80 523–527)  
**Yau, Stephen S.**, see Schwab, Thomas F., *T-C Sep 83* 809–825  
**Yeh, C.-S.**, see Truong, T. K., *T-C Sep 83* 874–877  
**Yeh, Phil C. C.**, Janak H. Patel, and Edward S. Davidson. Shared cache for multiple-stream computer systems; *T-C Jan 83* 38–47  
**Yen, Jui L.**, see Chow, Paul, *T-C Dec 83* 1128–1136  
**Young, Tzay Y.**, see Liu, Philip S., *T-C Dec 83* 1160–1170

## Z

- Zorat, Alessandro**, see Horowitz, Ellis, *T-C Jun 83* 582–585

## SUBJECT INDEX

## A

- Adaptive filters**  
residue number system implementation of the LMS algorithm using optical waveguide circuits. *Miller, Dale D.*, +, *T-C Nov 83* 1013–1028

† Check author entry for subsequent corrections/comments

**Adaptive methods**

file allocation in distributed computer communication network. *Laning, Laurence J., + , T-C Mar 83* 232–244

**Addition**

direct implementation of discrete and residue-based functions via optimal encoding; programmable logic array approach. *Papachristou, Christos A., T-C Oct 83* 961–968

error analysis of division-free numerical algorithms; extended sums and products and polynomial evaluation. *Tsao, Nai-Kuan, T-C Apr 83* 343–351

error analysis of floating-point online algorithms; redundant number system in significand (mantissa) representation. *Watanuki, Osaki, + , T-C Apr 83* 352–358

modification of Chen–Kuck 8-bit carry circuit yielding faster operation. *Kallman, Ralph, T-C Dec 83* 1209–1211

*n*-bit parallel binary adders with minimum number of connections. *Sakurai, Akito, + , T-C Oct 83* 969–976

**Aircraft computers**

architecture optimization of fault-tolerant aerospace computing system. *Pedar, A., + , T-C Oct 83* 911–922

**Approximation methods**

quantization approximation for modeling computer network nodal queuing delay. *Niznik, Carol A., T-C Mar 83* 245–253

**Architecture; cf. Computer architecture****Arithmetic**

arithmetic design system to support quantitative evaluation of alternate number systems. *Ong, Shauchi, + , T-C Apr 83* 359–369

computer arithmetic (special issue). *T-C Apr 83* 329–422

converting Hensel codes to Farey rationals. *Krishnamurthy, E. V., T-C Apr 83* 331–337

error analysis of division-free numerical algorithms; extended sums and products and polynomial evaluation. *Tsao, Nai-Kuan, T-C Apr 83* 343–351

error-free computation; direct method for converting finite-segment *p*-adic numbers into rational numbers. *Froment, Antoine, T-C Apr 83* 337–343

finite precision rational arithmetic unit using classical Euclidean algorithm. *Kornerup, Peter, + , T-C Apr 83* 378–388

fully digit online networks to overcome ‘von Neumann’ bottleneck. *Irwin, Mary Jane, + , T-C Apr 83* 402–406

microprocessor solution of ordinary differential equations using integer arithmetic. *Bazelov, Alexander R., + , T-C Feb 83* 204–207

pipelined distributed arithmetic prime-factor Fourier transform processor. *Chow, Paul, + , T-C Dec 83* 1128–1136

reducing inherent limitations of fully digit online arithmetic. *Owens, Robert Michael, T-C Apr 83* 406–411

sign/logarithm arithmetic for fast Fourier transforms. *Swartzlander, Earl E., Jr., + , T-C Jun 83* 526–534

**Arithmetic; cf. Addition; Division; Fixed-point arithmetic; Floating-point arithmetic; Matrices; Multiplication; Pipeline arithmetic; Radix conversion; Residue arithmetic**

**Arithmetic coding**

concurrent error detection in multiply and divide arrays. *Patel, Janak H., + , T-C Apr 83* 417–422

error-correcting codes in binary-coded radix-*r* arithmetic. *Halatsis, C., + , T-C Mar 83* 326–328

near-perfect codes for binary-coded radix-*r* arithmetic units. *Gaitanis, N., + , T-C May 83* 494–497

**Arithmetic coding; cf. Residue coding****Array processing**

characterizing computer performance and optimizing the FACR(1) Poisson-solver on parallel unicompilers. *Hockney, Roger W., T-C Oct 83* 933–941

dynamic time warp pattern matching using an integrated multiprocessor array. *Weste, Neil, + , T-C Aug 83* 731–744

efficient approach for fault diagnosis in a Boolean *n*-cube array of microprocessors. *Bhat, Kabekode V. S., T-C Nov 83* 1070–1071

performance measurement and modeling of processor array. *Fromm, Hansjörg, + , T-C Jan 83* 15–31

security information flow in multidimensional arrays. *Kramer, Steven M., + , T-C Dec 83* 1188–1191

two's complement array multiplier using true values of the operands. *Bandeira, Nuno, + , T-C Aug 83* 745–747

VLSI array design under constraint of limited I/O bandwidth. *Liu, Philip S., + , T-C Dec 83* 1160–1170

**Array processing; cf. Parallel processing****Arrays; cf. Logic arrays****Asynchronous sequential logic circuits**

equivalence of arbiter, synchronizer, latch, and inertial delay. *Barros, José C., + , T-C Jul 83* 603–614

**Automata; cf. Sequential logic circuits**

+ Check author entry for coauthors

**B****Boolean functions**

computing power of VLSI circuits; combinatorial limit. *Vuillemin, Jean, T-C Mar 83* 294–300

exhaustiveness of symmetric and threshold Boolean functions. *Moret, Bernard M. E., + , T-C Dec 83* 1211–1212

**Boolean functions; cf. Logic functions**

**Boolean matrices** efficient VLSI networks for parallel processing on orthogonal trees. *Nath, Dhruva, + , T-C Jun 83* 569–581

**Broadcast channels**

mesh-connected computers with broadcasting. *Stout, Quentin F., T-C Sep 83* 826–830

stability and performance of the R-ALOHA packet broadcast system. *Tasaka, Shuji, T-C Aug 83* 717–726

**Buffer memories; cf. Cache memories****C****Cache memories**

private caches in multiprocessor systems with parallel-pipelined memories; performance evaluation. *Briggs, Fayé A., + , T-C Jan 83* 48–59

shared cache for parallel-pipelined multiprocessor system; performance evaluation. *Yeh, Phil C. C., + , T-C Jan 83* 38–47

**Cellular logic arrays**

concurrent error detection in multiply and divide arrays. *Patel, Janak H., + , T-C Apr 83* 417–422

**Circuit boards; cf. Layout, circuit boards****Coding/decoding**

addendum to ‘Optimum Golomb rulers’ (Dec 79 943–944). *Robinson, J. P., T-C Feb 83* 201

totally self-checking checkers for  $m$ -out-of-( $2m \pm 1$ ) codes. *Halatsis, C., + , T-C May 83* 507–511

**Coding/decoding; cf. Arithmetic coding; Cyclic coding; Error-correction coding; Error-detection coding; Residue coding****Communication protocols; cf. Protocols****Communication switching; cf. Message switching; Packet switching; Queued communication; Store-and-forward switching****Communication systems; cf. Broadcast channels****Compilers**

global compaction of horizontal microprograms using generalized data dependency graph. *Isoda, Sodahiro, + , T-C Oct 83* 922–933

**Computation theory**

computing power of VLSI circuits; combinatorial limit. *Vuillemin, Jean, T-C Mar 83* 294–300

**Computation theory; cf. Specific topic****Computer architecture**

execution architecture; synthesis of directly executed languages. *Flynn, Michael J., + , T-C Feb 83* 156–175

fully digit online networks to overcome ‘von Neumann’ bottleneck. *Irwin, Mary Jane, + , T-C Apr 83* 402–406

piecewise data flow computer architecture for high-performance computing. *Requa, Joseph E., + , T-C May 83* 425–438

strategies for managing the register file in RISC. *Tamir, Yuval, + , T-C Nov 83* 977–989

**Computer communication; cf. Computer networks****Computer economics**

design and performance of generalized interconnection networks. *Bhuyan, Laxmi N., + , T-C Dec 83* 1081–1090

**Computer economics; cf. Microcomputer economics****Computer fault diagnosis**

concurrent error detection in multiply and divide arrays. *Patel, Janak H., + , T-C Apr 83* 417–422

greedy diagnosis of hybrid fault situations. *Dahbura, Anton T., + , T-C Aug 83* 777–782

node-level passive fault detection in distributed systems. *Oikonomou, Kostas N., + , T-C Jun 83* 543–550

self-checking residue number arithmetic; design of error checkers. *Jenkins, W. Kenneth, T-C Apr 83* 388–396

**Computer fault diagnosis; cf. Digital system fault diagnosis; Logic circuit fault diagnosis****Computer fault tolerance**

architecture optimization of fault-tolerant aerospace computing system. *Pedar, A., + , T-C Oct 83* 911–922

Diogenes approach to designing testable fault-tolerant arrays of processors. *Rosenberg, Arnold L., T-C Oct 83* 902–910

greedy diagnosis as basis of intermittent-fault transient-upset tolerant system design. *Dahbura, Anton T., + , T-C Oct 83* 953–957

load redistribution under failure in distributed systems. *Chou, Timothy C. K., + , T-C Sep 83* 799–808

redundant-path fault-tolerant multistage interconnection networks. *Padmanabhan, Krishnan, + , T-C Dec 83* 1099–1108

† Check author entry for subsequent corrections/comments

- simplified method for calculating failure times in fault-tolerant systems.  
*Seth, Sharad C.*, +, *T-CAug* 83 754–756
- ultrahigh reliability prediction for fault-tolerant computer systems.  
*Geist, Robert*, +, *T-CDec* 83 1118–1127
- Computer fault tolerance**; cf. Logic circuit fault tolerance; Memory fault tolerance
- Computer graphics**  
efficient iterated rotation of an object. *Franklin, W. Randolph*, *T-C Nov* 83 1064–1067
- Computer instructions**  
dynamic profile of instruction sequences for IBM System/370.  
*Kobayashi, Makoto*, *T-CSep* 83 859–861
- instruction set for evaluating expressions. *Keedy, J. L.*, *T-C May* 83 476–478
- Computer instructions**; cf. Microcomputer instructions
- Computer interfaces**  
structured specification of communicating systems. *Bochmann, Gregor V.*, +, *T-CFeb* 83 120–133
- Computer language processors**  
concurrent execution of program expressions of reduction language; system architecture. *Kluge, W. E.*, *T-CNov* 83 1002–1012
- Computer language processors**; cf. Compilers
- Computer languages**  
abstract model of behavior for hardware description. *McFarland, Michael C.*, +, *T-CJul* 83 621–637
- arithmetic design system to support quantitative evaluation of alternate number systems. *Ong, Shauchi*, +, *T-CApr* 83 359–369
- controlled-precision decimal arithmetic unit, CADAC (clean arithmetic with decimal base and controlled precision). *Cohen, Marty S.*, +, *T-CApr* 83 370–377
- execution architecture; synthesis of directly executed languages. *Flynn, Michael J.*, +, *T-CFeb* 83 156–175
- inductive assertion method for design verification at register transfer level. *Pitchumani, Vijay*, +, *T-CDec* 83 1073–1080
- solution of open problem on probabilistic grammars. *Chaudhuri, Ranjan*, +, *T-CAug* 83 748–750
- Computer maintenance**  
fault-masking logic circuits; algebraic model. *Schwab, Thomas F.*, +, *T-CSep* 83 809–825
- Computer maintenance**; cf. Computer fault diagnosis; Computer fault tolerance
- Computer networks**  
distributed channel-access protocol for fully connected networks with mobile nodes. *Gold, Yaron I.*, +, *T-CFeb* 83 133–147
- file allocation in distributed computer communication network. *Laning, Laurence J.*, +, *T-CMar* 83 232–244
- Merit Computer Network evolution from statistical point of view. *Aupperle, Eric M.*, *T-COct* 83 881–902
- quantization approximation for modeling computer network nodal queuing delay. *Niznik, Carol A.*, *T-CMar* 83 245–253
- Computer networks**; cf. Distributed computing; Microcomputer networks
- Computer performance**  
architecture optimization of fault-tolerant aerospace computing system. *Pedar, A.*, +, *T-COct* 83 911–922
- bus contention and memory interference in multiprocessor system; stochastic models. *Marsan, Marco Ajmone*, +, *T-CJan* 83 60–71
- integrated instrumentation environment for multiprocessors to assist user experimentation. *Segall, Zary*, +, *T-CJan* 83 4–14
- measuring performance on highly parallel system. *Parkinson, Dennis*, +, *T-CJan* 83 32–37
- models for evaluating performance of crossbar multiprocessor systems. *Siomalas, K. O.*, +, *T-CJul* 83 689–695
- multiserver systems subject to breakdowns; efficiency – reliability tradeoffs in M/M/N queuing systems. *Mitrani, I.*, +, *T-CJan* 83 96–98
- performance evaluation of multiple processor systems (special issue). *T-CJan* 83 2–95
- private caches in multiprocessor systems with parallel-pipelined memories; performance evaluation. *Briggs, Fayé A.*, +, *T-CJan* 83 48–59
- processor array performance measurement and modeling. *Fromm, Hansjörg*, +, *T-CJan* 83 15–31
- shared cache for parallel-pipelined multiprocessor system; performance evaluation. *Yeh, Phil C. C.*, +, *T-CJan* 83 38–47
- Computer performance**; cf. Microcomputer performance; Software performance
- Computer pipeline processing**; cf. Pipeline processing
- Computer reliability**  
fault-masking logic circuits; algebraic model. *Schwab, Thomas F.*, +, *T-CSep* 83 809–825
- integrated instrumentation environment for multiprocessors to assist user experimentation. *Segall, Zary*, +, *T-CJan* 83 4–14
- multiserver systems subject to breakdowns; efficiency – reliability tradeoffs in M/M/N queuing systems. *Mitrani, I.*, +, *T-CJan* 83 96–98
- Computer reliability**; cf. Computer fault tolerance
- Computer security**  
security information flow in multidimensional arrays. *Kramer, Steven M.*, +, *T-CDec* 83 1188–1191
- Computer testing**; cf. Computer fault diagnosis; Computer maintenance; Computer performance; Logic circuit testing
- Computer-aided design**; cf. Design automation
- Computers**; cf. Specific topic
- Controllability**  
relationship of controllability and observability to testability. *Savir, Jacob*, *T-CDec* 83 1198–1200
- Convolution**  
area – time optimal VLSI circuits for convolution. *Baudet, Gérard M.*, +, *T-CJul* 83 684–688
- parallel architecture for digital filtering using Fermat number transforms. *Truong, T. K.*, +, *T-CSep* 83 874–877
- parallel-pipeline architecture of fast polynomial transform for computing two-dimensional cyclic convolution. *Truong, T. K.*, +, *T-CMar* 83 301–306
- processor architectures for two-dimensional convolvers using single multiplexed computational element with finite-field arithmetic. *Nagpal, Hari K.*, +, *T-CNov* 83 989–1001
- Correlation methods**; cf. Image matching
- Covariance matrices**  
VLSI array design under constraint of limited I/O bandwidth. *Liu, Philip S.*, +, *T-CDec* 83 1160–1170
- Cyclic coding**  
cyclic codes for memory package error and correction. *Varanasi, M. R.*, +, *T-CSep* 83 872–874

## D

- Data communication**; cf. Broadcast channels; Computer networks; Distributed computing; Message switching; Multiprocessing, interconnection; Packet switching; Parallel processing, interconnection; Protocols; Queued communication; Store-and-forward switching
- Data flow computing**  
piecewise data flow computer architecture for high-performance computing. *Requa, Joseph E.*, +, *T-CMay* 83 425–438
- Data processing**  
generation and processing of dyadic indexed data; applications to processing of switching functions, image coding, and pattern recognition. *Besslich, P. W.*, *T-CMay* 83 487–494
- Data processing**; cf. Image processing; Optical data processing
- Data security**; cf. Computer security
- Design automation**  
abstract model of behavior for hardware description. *McFarland, Michael C.*, +, *T-CJul* 83 621–637
- computing constraints on position of object due to presence of other objects; configuration space approach to spatial planning. *Lozano-Pérez, Tomás*, *T-CFeb* 83 108–120
- efficient iterated rotation of an object. *Franklin, W. Randolph*, *T-C Nov* 83 1064–1067
- DFT**; cf. Discrete Fourier transforms
- Differential equations**  
microprocessor solution of ordinary differential equations using integer arithmetic. *Bazelow, Alexander R.*, +, *T-CFeb* 83 204–207
- Digital filters**  
parallel architecture for digital filtering using Fermat number transforms. *Truong, T. K.*, +, *T-CSep* 83 874–877
- self-checking residue number arithmetic; design of error checkers. *Jenkins, W. Kenneth*, *T-CApr* 83 388–396
- Digital system fault diagnosis**  
totally self-checking digital systems; formal model. *Smith, James E.*, +, *T-CSep* 83 831–844
- Digital system fault diagnosis**; cf. Computer fault diagnosis; Logic circuit fault diagnosis
- Digital system fault tolerance**; cf. Computer fault tolerance; Logic circuit fault tolerance; Memory fault tolerance
- Digital system testing**; cf. Integrated-circuit testing; Logic circuit testing
- Discrete Fourier transforms**  
calculation of variable-size fast Fourier transforms using VLSI network. *Bongiovanni, G.*, *T-CAug* 83 756–760
- designs for VLSI circuits that compute  $N$ -element Fourier transforms. *Thompson, Clark D.*, *T-CNov* 83 1047–1057
- mesh-connected area – time optimal VLSI multiplier of large integers. *Preparata, Franco P.*, *T-CFeb* 83 194–198
- pipelined distributed arithmetic prime-factor Fourier transform processor. *Chow, Paul*, +, *T-CDec* 83 1128–1136
- processor architectures for two-dimensional convolvers using single multiplexed computational element with finite-field arithmetic. *Nagpal, Hari K.*, +, *T-CNov* 83 989–1001

sign/logarithm arithmetic for fast Fourier transforms. *Swartzlander, Earl E., Jr.*, +, *T-C Jun 83* 526–534  
 time – space tradeoffs on back-to-back fast Fourier transform algorithms; application to polynomial multiplication and permutation graphs. *Carlson, David A.*, *T-C Jun 83* 585–589  
 VLSI structures for the discrete Fourier transform. *Bongiovanni, G.*, *T-C Aug 83* 750–754  
**Disk recording;** cf. Magnetic disk recording  
**Distributed computing**  
 file allocation in distributed computer communication network. *Laning, Laurence J.*, +, *T-C Mar 83* 232–244  
 isomorphism of simple file allocation to single-commodity warehouse location problem. *Ramamoorthy, C. V.*, +, *T-C Mar 83* 221–232  
 load balancing bus accessing scheme. *Afshari, P. V.*, +, *T-C Aug 83* 766–770  
 load redistribution under failure in distributed systems. *Chou, Timothy C. K.*, +, *T-C Sep 83* 799–808  
 node-level passive fault detection in distributed systems. *Oikonomou, Kostas N.*, +, *T-C Jun 83* 543–550  
 structured specification of communicating systems. *Bochmann, Gregor V.*, +, *T-C Feb 83* 120–133  
 torus and other networks as communication networks with up to several hundred nodes. *von Conta, Christoph*, *T-C Jul 83* 657–666  
**Distributed computing;** cf. Computer networks; Distributed database systems; Microcomputer networks; Multiprocessing  
**Distributed database systems**  
 correction to ‘Optimal query processing for distributed database systems’ (Sep 82 835–850). *Chu, Wesley W.*, +, *T-C Sep 83* 878  
 parity structure for large remotely located replicated data files. *Metzner, John J.*, *T-C Aug 83* 727–730  
**Distributed information systems**  
 comments on ‘Optimal design of distributed information systems’ by P. P. Chen and J. Akoka; *Veni Madhavan, C. E.*, +, *T-C Dec 83* 1200–1201 (Original paper, Dec 80 1068–1080)  
**Distributed information systems;** cf. Distributed database systems  
**Division**  
 concurrent error detection in multiply and divide arrays. *Patel, Janak H.*, +, *T-C Apr 83* 417–422  
 fast iterative division of  $p$ -adic numbers. *Krishnamurthy, E. V.*, +, *T-C Apr 83* 396–398  
 higher radix nonrestoring division with minimum-table-size result. *Bushard, Louis B.*, *T-C Jun 83* 521–526  
**Dynamic programming**  
 dynamic time warp pattern matching using an integrated multiprocessing array. *Weste, Neil*, +, *T-C Aug 83* 731–744

## E

**Economics;** cf. Computer economics  
**Electrooptic materials/devices**  
 residue number system implementation of the LMS algorithm using optical waveguide circuits. *Miller, Dale D.*, +, *T-C Nov 83* 1013–1028  
**Error-correction coding**  
 code constructions for error control in byte-organized memory systems. *Dunning, Larry A.*, +, *T-C Jun 83* 535–542  
 single error-correcting and double error-detecting codes with byte error-detection capability. *Chen, Chin-Long*, *T-C Jul 83* 615–621  
**Error-correction coding;** cf. Cyclic coding; Residue coding  
**Error-detection coding**  
 code constructions for error control in byte-organized memory systems. *Dunning, Larry A.*, +, *T-C Jun 83* 535–542  
 concurrent error detection in multiply and divide arrays. *Patel, Janak H.*, +, *T-C Apr 83* 417–422  
 single error-correcting and double error-detecting codes with byte error-detection capability. *Chen, Chin-Long*, *T-C Jul 83* 615–621

## F

**Fault diagnosis;** cf. Computer fault diagnosis; Digital system fault diagnosis; Logic circuit fault diagnosis  
**Fault tolerance;** cf. Computer fault tolerance; Logic circuit fault tolerance; Memory fault tolerance; Redundant systems  
**Feature extraction;** cf. Speech recognition  
**Fermat transforms;** cf. Number-theoretic transforms  
**Fields (algebraic);** cf. Galois fields  
**File systems**  
 file allocation in distributed computer communication network. *Laning, Laurence J.*, +, *T-C Mar 83* 232–244  
 isomorphism of simple file allocation to single-commodity warehouse location problem. *Ramamoorthy, C. V.*, +, *T-C Mar 83* 221–232  
 strategies for managing the register file in RISC. *Tamir, Yuval*, +, *T-C Nov 83* 977–989

+ Check author entry for coauthors

**Filters;** cf. Adaptive filters; Digital filters

**Fixed-point arithmetic**

reducing inherent limitations of fully digit online arithmetic. *Owens, Robert Michael*, *T-C Apr 83* 406–411

**Flip-flops**

measured flip-flop responses to marginal triggering; synchronizer design reliability prediction. *Chaney, Thomas J.*, *T-C Dec 83* 1207–1209

**Floating-point arithmetic**

controlled-precision decimal arithmetic unit, CADAC (clean arithmetic with decimal base and controlled precision). *Cohen, Marty S.*, +, *T-C Apr 83* 370–377

error analysis of division-free numerical algorithms; extended sums and products and polynomial evaluation. *Tsao, Nai-Kuan*, *T-C Apr 83* 343–351

error analysis of floating-point online algorithms; redundant number system in significand (mantissa) representation. *Watanuki, Osaaki*, +, *T-C Apr 83* 352–358

reducing inherent limitations of fully digit online arithmetic. *Owens, Robert Michael*, *T-C Apr 83* 406–411

use of floating-point and interval arithmetic in computation of error bounds. *Lozier, Daniel W.*, *T-C Apr 83* 411–417

**Formal languages;** cf. Computer languages

**Fourier transforms**

designs for VLSI circuits that compute  $N$ -element Fourier transforms. *Thompson, Clark D.*, *T-C Nov 83* 1047–1057

**Fourier transforms;** cf. Discrete Fourier transforms

**Function generators;** cf. Signal generators

## G

**Galois fields**

exhaustive generation of bit patterns with applications to VLSI selftesting. *Barzilai, Zeev*, +, *T-C Feb 83* 190–194

**Geometric programming**

delayed-staging hierarchy optimization using geometric programming model. *Silverman, Gabriel M.*, *T-C Nov 83* 1029–1037

**Geometry;** cf. Computer graphics

**Graph theory**

addendum to ‘Optimum Golomb rulers’ (Dec 79 943–944). *Robinson, J. P.*, *T-C Feb 83* 201

bottom-left bin-packing heuristic; efficient implementation. *Chazelle, Bernard*, *T-C Aug 83* 697–707

design for directed graphs with minimum diameter. *Imase, Makoto*, +, *T-C Aug 83* 782–784

efficient approach for fault diagnosis in a Boolean  $n$ -cube array of microprocessors. *Bhat, Kabekode V. S.*, *T-C Nov 83* 1070–1071

efficient VLSI networks for parallel processing on orthogonal trees. *Nath, Dhruva*, +, *T-C Jun 83* 569–581

global compaction of horizontal microprograms using generalized data dependency graph. *Isoda, Sodahiro*, +, *T-C Oct 83* 922–933

multistage interconnection networks; graph-theoretical analysis and design. *Agrawal, Dharma P.*, *T-C Jul 83* 637–648

optimal algorithms for intersection and minimum distance problems between planar polygons. *Chin, Francis*, +, *T-C Dec 83* 1203–1207

optimal parallel scheduling of Gaussian-elimination directed acyclic graphs. *Srinivas, Mandayam A.*, *T-C Dec 83* 1109–1117

time – space tradeoffs on back-to-back fast Fourier transform algorithms; application to polynomial multiplication and permutation graphs. *Carlson, David A.*, *T-C Jun 83* 585–589

**Graph theory;** cf. Trees

**Graphics;** cf. Computer graphics

## I

**Image analysis**

optimal algorithms for intersection and minimum distance problems between planar polygons. *Chin, Francis*, +, *T-C Dec 83* 1203–1207

optimizing contiguous-element region selection for virtual memory systems. *Bowyer, Keven W.*, +, *T-C Dec 83* 1201–1203

**Image coding**

generation and processing of dyadic indexed data; applications to processing of switching functions, image coding, and pattern recognition. *Besslich, P. W.*, *T-C May 83* 487–494

**Image matching**

dynamic time warp pattern matching using an integrated multiprocessing array. *Weste, Neil*, +, *T-C Aug 83* 731–744

**Image processing**

processor architectures for two-dimensional convolvers using single multiplexed computational element with finite-field arithmetic. *Nagpal, Hari K.*, +, *T-C Nov 83* 989–1001

† Check author entry for subsequent corrections/comments

**Integrated circuits; cf.** Logic arrays; Very large-scale integration  
**Integrated-circuit interconnections**  
 optimal wiring of movable terminals on VLSI chip. *Gopal, Indra S., + , T-CSep 83* 845–858  
**Integrated-circuit testing**  
 class of test generators for built-in testing. *Aboulhamid, M. E., + , T-C Oct 83* 957–959  
 exhaustive generation of bit patterns with applications to VLSI selftesting. *Barzilai, Zeev, + , T-C Feb 83* 190–194  
**Integrated-circuit testing; cf.** Logic circuit testing  
**Interconnection networks**  
 connectivity of some telecommunication networks. *Amar, D., T-C May 83* 512–519  
**Interconnection networks; cf.** Multiprocessing, interconnection; Parallel processing, interconnection  
**Interconnections, integrated circuits; cf.** Integrated-circuit interconnections

**L**

**Languages; cf.** Computer languages  
**Large-scale integration; cf.** Very large-scale integration  
**Layout, circuit boards**  
 single-row routing in automated design of printed circuit boards. *Raghavan, Raghunath, + , T-C Mar 83* 209–220  
**Linear programming**  
 direct implementation of discrete and residue-based functions via optimal encoding; programmable logic array approach. *Papachristou, Christos A., T-C Oct 83* 961–968  
**Local area networks**  
 analysis of local-area bus system with controlled access. *Bux, Werner, T-C Aug 83* 760–763  
 reservation channel access protocol for high-speed local networks with star configurations. *Chu, Wesley W., + , T-C Aug 83* 763–766  
**Logic arrays**  
 design for testability of undetectable crosspoint faults in programmable logic arrays. *Ramanatha, K. S., + , T-C Jun 83* 551–557  
 direct implementation of discrete and residue-based functions via optimal encoding; programmable logic array approach. *Papachristou, Christos A., T-C Oct 83* 961–968  
 easily testable programmable logic array design for detection of multiple faults. *Saluja, Kewal K., + , T-C Nov 83* 1038–1046  
 online algorithm for location of single cross point faults in programmable logic arrays. *Ramanatha, K. S., + , T-C May 83* 438–444  
 spectral fault signatures for internally unate combinational networks. *Miller, D. M., + , T-C Nov 83* 1058–1062  
**Logic arrays; cf.** Cellular logic arrays  
**Logic circuit fault diagnosis**  
 acceleration of test generation algorithms; FAN (fan-out-oriented) algorithm. *Fujiwara, Hideo, + , T-C Dec 83* 1137–1144  
 comments on 'Detection and location of input and feedback bridging faults among input and output lines' by M. Karpovsky and S. Y. H. Su. *Yamada, Teruhiko, + , T-C May 83* 511–512 (Original paper, Jun 80 523–527)  
 design for testability of undetectable crosspoint faults in programmable logic arrays. *Ramanatha, K. S., + , T-C Jun 83* 551–557  
 easily testable programmable logic array design for detection of multiple faults. *Saluja, Kewal K., + , T-C Nov 83* 1038–1046  
 empirical test for quality of random integer generators for random testing of logic faults. *Savir, Jacob, T-C Oct 83* 960–961  
 $m$ -out-of- $n$  totally self-checking checkers; design method. *Gaitanis, Nicolas, + , T-C Mar 83* 273–283  
 online algorithm for location of single cross point faults in programmable logic arrays. *Ramanatha, K. S., + , T-C May 83* 438–444  
 random test procedure for detection of single intermittent fault in combinational circuits. *Virupakshia, A. R., + , T-C Jun 83* 594–597  
 relationship of controllability and observability to testability. *Savir, Jacob, T-C Dec 83* 1198–1200  
 self-test hardwired control section. *Miczo, Alexander, T-C Jul 83* 695–696  
 spectral fault signatures for internally unate combinational networks. *Miller, D. M., + , T-C Nov 83* 1058–1062  
 universal tests for detection of input/output stuck-at and bridging faults. *Karpovsky, M., T-C Dec 83* 1194–1198  
**Logic circuit fault diagnosis; cf.** Digital system fault diagnosis; Sequential logic circuit fault diagnosis  
**Logic circuit fault tolerance**  
 fault-masking logic circuits; algebraic model. *Schwab, Thomas F., + , T-C Sep 83* 809–825  
 totally self-checking checkers for  $m$ -out-of-( $2m \pm 1$ ) codes. *Halatsis, C., + , T-C May 83* 507–511  
 totally self-checking circuits with unrestricted stuck-at fault set; design using space and time redundancy. *Prasad Rao, K. V. S. S., + , T-C May 83* 464–475

+ Check author entry for coauthors

**Logic circuit testing**  
 class of test generators for built-in testing. *Aboulhamid, M. E., + , T-C Oct 83* 957–959  
 exhaustive test pattern generation with constant-weight vectors. *Tang, D. T., + , T-C Dec 83* 1145–1150  
 Walsh-coefficient verification as testing method. *Susskind, Alfred K., T-C Feb 83* 198–201

**Logic circuit testing; cf.** Logic circuit fault diagnosis

**Logic circuits**  
 computing power of VLSI circuits; combinatorial limit. *Vuillemin, Jean, T-C Mar 83* 294–300  
 tree representation of combinational networks. *Chiang, Kuang-Wei, + , T-C Mar 83* 315–319  
**Logic circuits; cf.** Addition; Asynchronous sequential logic circuits; Flip-flops; Logic arrays; Multivalued logic circuits; Sequential logic circuits

**Logic design**  
 inductive assertion method for design verification at register transfer level. *Pitchumani, Vijay, + , T-C Dec 83* 1073–1080  
 redundancy removal; simplification in presence of don't cares. *Brand, Daniel, T-C Oct 83* 947–952  
 sequential circuit design using extra inputs for fault detection. *Pradhan, Dhiraj K., T-C Mar 83* 319–323

**Logic design; cf.** Logic circuits

**Logic functions**  
 generation and processing of dyadic indexed data; applications to processing of switching functions, image coding, and pattern recognition. *Besslich, P. W., T-C May 83* 487–494  
**Logic functions; cf.** Boolean functions; Logic circuits

**M**

**Magnetic disk recording**  
 throughput-driven approach to performance analysis of direct-access storage devices (disks). *Brandwajn, Alexandre, T-C May 83* 451–463

**Maintenance; cf.** Computer maintenance

**Markov processes**  
 models for evaluating performance of crossbar multiprocessor systems. *Siomalias, K. O., + , T-C Jul 83* 689–695  
 multiprocessor systems; modeling bus contention and memory interference. *Marsan, Marco Ajmone, + , T-C Jan 83* 60–71  
 stability and performance of the R-ALOHA packet broadcast system. *Tasaki, Shuji, T-C Aug 83* 717–726  
 ultrahigh reliability prediction for fault-tolerant computer systems. *Geist, Robert, + , T-C Dec 83* 1118–1127

**Mathematical programming; cf.** Dynamic programming; Geometric programming; Linear programming

**Matrices**  
 balanced merge transposition of matrix stored on sequential file. *Twigg, David W., T-C Dec 83* 1185–1188  
 optimal parallel scheduling of Gaussian-elimination directed acyclic graphs. *Srinivas, Mandayam A., T-C Dec 83* 1109–1117  
 triangular systems of equations; parallel solution. *Evans, D. J., + , T-C Feb 83* 201–204

**Matrices; cf.** Array processing; Boolean matrices; Covariance matrices; Sparse matrices

**Matrix inversion**  
 VLSI array design under constraint of limited I/O bandwidth. *Liu, Philip S., + , T-C Dec 83* 1160–1170

**Matrix multiplication**  
 divide-and-conquer paradigm for parallel processing algorithms; matrix multiplication and sorting algorithms. *Horowitz, Ellis, + , T-C Jun 83* 582–585  
 efficient VLSI networks for parallel processing on orthogonal trees. *Nath, Dhruva, + , T-C Jun 83* 569–581  
 VLSI array design under constraint of limited I/O bandwidth. *Liu, Philip S., + , T-C Dec 83* 1160–1170

**Mechanical variables control; cf.** Position control

**Memories**  
 comments on 'Prime memory systems for array access' by D. H. Lawrie and C. R. Vora. *Teng, Meng-Hee, T-C Nov 83* 1072 (Original paper, May 82 435–442)  
**Memories; cf.** Cache memories; Read-only memories; Virtual memories

**Memory fault tolerance**  
 cyclic codes for memory package error and correction. *Varanasi, M. R., + , T-C Sep 83* 872–874  
**Memory hierarchies**  
 delayed-staging hierarchy optimization using geometric programming model. *Silverman, Gabriel M., T-C Nov 83* 1029–1037

two-level replacement decisions in paging stores. *Babaoglu, Ozalp, + , T-C Dec 83* 1151–1159  
**Memory management**  
 binary search in multiprocessing environment. *Baer, Jean-Loup, + , T-C Jul 83* 667–677

† Check author entry for subsequent corrections/comments

- bus contention and memory interference in multiprocessor system; stochastic models. *Marsan, Marco Ajmone, +, T-C Jan 83* 60–71  
minimization of word width in control memory of microprogrammed digital computer. *Rao, Chamarty D. V. P., +, T-C Sep 83* 863–868
- NYU Ultracomputer; design of MIMD shared-memory parallel computer using thousands of autonomous switching elements. *Gottlieb, Allan, +, T-C Feb 83* 175–189
- private caches in multiprocessor systems with parallel-pipelined memories; performance evaluation. *Briggs, Fayé A., +, T-C Jan 83* 48–59
- shared cache for parallel-pipelined multiprocessor system; performance evaluation. *Yeh, Phil C. C., +, T-C Jan 83* 38–47
- throughput-driven approach to performance analysis of direct-access storage devices (disks). *Brandwajn, Alexandre, T-C May 83* 451–463
- Memory management; cf. Memory hierarchies**
- Merging; cf. Sorting/merging**
- Message switching**
- NYU Ultracomputer; design of MIMD shared-memory parallel computer using thousands of autonomous switching elements. *Gottlieb, Allan, +, T-C Feb 83* 175–189
- Message switching; cf. Packet switching**
- Microcomputer economics**
- interconnection structures for multimicrocomputer networks; cost – performance comparisons. *Reed, Daniel A., +, T-C Jan 83* 83–95
- Microcomputer instructions**
- representing effect of instruction prefetch in microprocessor performance model. *De Prycker, Martin, T-C Sep 83* 868–872
- Microcomputer networks**
- cost – performance bounds for multimicrocomputer networks having various interconnection structures. *Reed, Daniel A., +, T-C Jan 83* 83–95
- Microcomputer networks; cf. Distributed computing; Multiprocessing; Multiprocessing, interconnection**
- Microcomputer performance**
- interconnection structures for multimicrocomputer networks; cost – performance comparisons. *Reed, Daniel A., +, T-C Jan 83* 83–95
- Microcomputer testing; cf. Microcomputer performance**
- Microprocessor fault diagnosis**
- efficient approach for fault diagnosis in a Boolean  $n$ -cube array of microprocessors. *Bhat, Kabekode V. S., T-C Nov 83* 1070–1071
- Microprocessor performance**
- representing effect of instruction prefetch in microprocessor performance model. *De Prycker, Martin, T-C Sep 83* 868–872
- Microprogramming**
- experiments in automatic microcode generation for applications problems coded in higher-level language. *Sheraga, Robert J., +, T-C Jun 83* 557–569
- global compaction of horizontal microprograms using generalized data dependency graph. *Isoda, Sodahiro, +, T-C Oct 83* 922–933
- hierarchical description model for microcode. *Mezzalama, Marco, +, T-C May 83* 478–487
- minimization of word width in control memory of microprogrammed digital computer. *Rao, Chamarty D. V. P., +, T-C Sep 83* 863–868
- preliminary evaluation of trace scheduling for global microcode compaction. *Grishman, Ralph, +, T-C Dec 83* 1191–1194
- symbolic simulator for microprogram development. *Abbott, Curtis, T-C Aug 83* 770–774
- Motion control**
- computing constraints on position of object due to presence of other objects; configuration space approach to spatial planning. *Lozano-Pérez, Tomás, T-C Feb 83* 108–120
- Multiplication**
- bit-serial input/bit-serial output multiplier. *Gnanasekaran, R., T-C Sep 83* 878–880
- computer algorithm for calculating product  $AB$  modulo  $M$ . *Blakley, G. R., T-C May 83* 497–500
- concurrent error detection in multiply and divide arrays. *Patel, Janak H., +, T-C Apr 83* 417–422
- direct implementation of discrete and residue-based functions via optimal encoding; programmable logic array approach. *Papachristou, Christos A., T-C Oct 83* 961–968
- error analysis of division-free numerical algorithms; extended sums and products and polynomial evaluation. *Tsao, Nai-Kuan, T-C Apr 83* 343–351
- error analysis of floating-point online algorithms; redundant number system in significand (mantissa) representation. *Watanuki, Ossaki, +, T-C Apr 83* 352–358
- mesh-connected area – time optimal VLSI multiplier of large integers. *Preparata, Franco P., T-C Feb 83* 194–198
- minimum mean running time function generation using read-only memory and high-speed multiplication. *Garcia, Gilles H., +, T-C Feb 83* 147–156
- N**
- Navigation**
- computing constraints on position of object due to presence of other objects; configuration space approach to spatial planning. *Lozano-Pérez, Tomás, T-C Feb 83* 108–120
- Nets**
- connectivity of some telecommunication networks. *Amar, D., T-C May 83* 512–519
- Networks; cf. Computer networks; Nets**
- Number-theoretic transforms**
- parallel architecture for digital filtering using Fermat number transforms. *Truong, T. K., +, T-C Sep 83* 874–877
- processor architectures for two-dimensional convolvers using single multiplexed computational element with finite-field arithmetic. *Nagpal, Hari K., +, T-C Nov 83* 989–1001
- Numerical integration; cf. Convolution**
- Numerical methods; cf. Approximation methods; Arithmetic; Differential equations; Matrices; Polynomials; Sparse matrices; Transforms**

+ Check author entry for coauthors

† Check author entry for subsequent corrections/comments

## O

**Observability**

relationship of controllability and observability to testability. *Savir, Jacob, T-C Dec 83* 1198–1200

**Operations research**

bottom-left bin-packing heuristic; efficient implementation. *Chazelle, Bernard, T-C Aug 83* 697–707

isomorphism of simple file allocation to single-commodity warehouse location problem. *Ramamoorthy, C. V., +, T-C Mar 83* 221–232

**Optical data processing**

residue number system implementation of the LMS algorithm using optical waveguide circuits. *Miller, Dale D., +, T-C Nov 83* 1013–1028

**Optical filters; cf.** Image processing**Optical materials/devices; cf.** Electrooptic materials/devices**Optical switches**

residue number system implementation of the LMS algorithm using optical waveguide circuits. *Miller, Dale D., +, T-C Nov 83* 1013–1028

**Optical waveguides**

residue number system implementation of the LMS algorithm using optical waveguide circuits. *Miller, Dale D., +, T-C Nov 83* 1013–1028

**Optimization methods; cf.** Approximation methods; Dynamic programming; Geometric programming; Linear programming; Search methods

## P

**Packet switching**

analysis of local-area bus system with controlled access. *Bux, Werner, T-C Aug 83* 760–763

Merit Computer Network evolution from statistical point of view. *Aupperle, Eric M., T-C Oct 83* 881–902

optimality of two-phase strategy for routing in interconnection networks. *Valiant, L. G., T-C Sep 83* 861–863

performance of multistage interconnection networks for multiprocessors. *Kruskal, Clyde P., +, T-C Dec 83* 1091–1098

reservation channel access protocol for high-speed local networks with star configurations. *Chu, Wesley W., +, T-C Aug 83* 763–766

stability and performance of the R-ALOHA packet broadcast system. *Tasaka, Shuji, T-C Aug 83* 717–726

**Paged memories; cf.** Virtual memories**Parallel processing**

analytic queuing models for programs with internal concurrency. *Heidelberger, Philip, +, T-C Jan 83* 73–82

Batcher's odd – even merge algorithm; efficient implementation and application in parallel sorting schemes. *Kumar, Manoj, +, T-C Mar 83* 254–264

binary search in multiprocessing environment. *Baer, Jean-Loup, +, T-C Jul 83* 667–677

binary trees and parallel scheduling algorithms. *Dekel, Eliezer, +, T-C Mar 83* 307–315

calculation of variable-size fast Fourier transforms using VLSI network. *Bongiovanni, G., T-C Aug 83* 756–760

characterizing computer performance and optimizing the FACR(1) Poisson-solver on parallel unicompilers. *Hockney, Roger W., T-C Oct 83* 933–941

classification of parallel sorting architectures for comparison of existing designs. *Winslow, Leon E., +, T-C Jul 83* 677–683

concurrent execution of program expressions of reduction language; system architecture. *Kluge, W. E., T-C Nov 83* 1002–1012

designs for VLSI circuits that compute N-element Fourier transforms. *Thompson, Clark D., T-C Nov 83* 1047–1057

divide-and-conquer paradigm for parallel processing algorithms; matrix multiplication and sorting algorithms. *Horowitz, Ellis, +, T-C Jun 83* 582–585

fully parallel mixed-radix conversion algorithm for residue number applications. *Huang, C. H., T-C Apr 83* 398–402

NYU Ultracomputer; design of MIMD shared-memory parallel computer using thousands of autonomous switching elements. *Gottlieb, Allan, +, T-C Feb 83* 175–189

optimal parallel scheduling of Gaussian-elimination directed acyclic graphs. *Srinivas, Mandayam A., T-C Dec 83* 1109–1117

parallel algorithm for solution of large sparse linear matrix equations arising in power system transient stability analysis. *Arnold, Christopher P., +, T-C Mar 83* 265–273

parallel architecture for digital filtering using Fermat number transforms. *Truong, T. K., +, T-C Sep 83* 874–877

performance measurement and modeling of processor array. *Fromm, Hansjörg, +, T-C Jan 83* 15–31

performance measurement on highly parallel system. *Parkinson, Dennis, +, T-C Jan 83* 32–37

reducing inherent limitations of fully digit online arithmetic. *Owens, Robert Michael, T-C Apr 83* 406–411

searching, merging, and sorting in parallel computation. *Kruskal, Clyde P., T-C Oct 83* 942–946

structured specification of communicating systems. *Bochmann, Gregor V., +, T-C Feb 83* 120–133

triangular systems of equations; parallel solution. *Evans, D. J., +, T-C Feb 83* 201–204

**Parallel processing; cf.** Array processing; Data flow computing; Multiprocessing**Parallel processing, interconnection**

efficient VLSI networks for parallel processing on orthogonal trees. *Nath, Dhruva, +, T-C Jun 83* 569–581

expected capability of sparse crossbar network which is special case of binomial network. *Masson, Gerald M., +, T-C Jul 83* 649–657

invariant properties of shuffle-exchange networks; simplified cost-effective version of Omega network. *Steinberg, David, T-C May 83* 444–450

mesh-connected computers with broadcasting. *Stout, Quentin F., T-C Sep 83* 826–830

multistage interconnection networks; graph-theoretical analysis and design. *Agrawal, Dharma P., T-C Jul 83* 637–648

optimality of two-phase strategy for routing in interconnection networks. *Valiant, L. G., T-C Sep 83* 861–863

torus and other networks as communication networks with up to several hundred nodes. *von Conta, Christoph, T-C Jul 83* 657–666

**Parallel processing, interconnection; cf.** Multiprocessing, interconnection**Pattern recognition**

generation and processing of dyadic indexed data; applications to processing of switching functions, image coding, and pattern recognition. *Besslich, P. W., T-C May 83* 487–494

**Pattern recognition; cf.** Speech recognition**Pipeline arithmetic**

controlled-precision decimal arithmetic unit, CADAC (clean arithmetic with decimal base and controlled precision). *Cohen, Marty S., +, T-C Apr 83* 370–377

self-checking residue number arithmetic; design of error checkers. *Jenkins, W. Kenneth, T-C Apr 83* 388–396

**Pipeline processing**

characterizing computer performance and optimizing the FACR(1) Poisson-solver on parallel unicompilers. *Hockney, Roger W., T-C Oct 83* 933–941

dynamic profile of instruction sequences for IBM System/370. *Kobayashi, Makoto, T-C Sep 83* 859–861

fast polynomial transform for computing two-dimensional cyclic convolution; parallel-pipeline architecture. *Truong, T. K., +, T-C Mar 83* 301–306

fully digit online networks to overcome 'von Neumann' bottleneck. *Irwin, Mary Jane, +, T-C Apr 83* 402–406

fully parallel mixed-radix conversion algorithm for residue number applications. *Huang, C. H., T-C Apr 83* 398–402

parallel architecture for digital filtering using Fermat number transforms. *Truong, T. K., +, T-C Sep 83* 874–877

pipelined distributed arithmetic prime-factor Fourier transform processor. *Chow, Paul, +, T-C Dec 83* 1128–1136

private caches in multiprocessor systems with parallel-pipelined memories; performance evaluation. *Briggs, Fayé A., +, T-C Jan 83* 48–59

representing effect of instruction prefetch in microprocessor performance model. *De Prycker, Martin, T-C Sep 83* 868–872

shared cache for parallel-pipelined multiprocessor system; performance evaluation. *Yeh, Phil C. C., +, T-C Jan 83* 38–47

VLSI structures for the discrete Fourier transform. *Bongiovanni, G., T-C Aug 83* 750–754

**Pipeline processing; cf.** Array processing**Polynomials**

error analysis of division-free numerical algorithms; extended sums and products and polynomial evaluation. *Tsao, Nai-Kuan, T-C Apr 83* 343–351

exhaustive generation of bit patterns with applications to VLSI selftesting. *Barzilai, Zeev, +, T-C Feb 83* 190–194

time – space tradeoffs on back-to-back fast Fourier transform algorithms; application to polynomial multiplication and permutation graphs. *Carlson, David A., T-C Jun 83* 585–589

**Position control**

computing constraints on position of object due to presence of other objects; configuration space approach to spatial planning. *Lozano-Pérez, Tomás, T-C Feb 83* 108–120

**Power system stability, transient**

parallel algorithm for solution of large sparse linear matrix equations arising in power system transient stability analysis. *Arnold, Christopher P., +, T-C Mar 83* 265–273

**Printed circuits; cf.** Layout, circuit boards**Protocols**

distributed channel-access protocol for fully connected networks with mobile nodes. *Gold, Yaron I., +, T-C Feb 83* 133–147

reservation channel access protocol for high-speed local networks with star configurations. *Chu, Wesley W.*, +, T-C Aug 83 763-766  
**Pseudorandom sequences**  
 structural redundancy in  $d$ -sequences. *Kak, Subhash C.*, T-C Nov 83 1069-1070

## Q

**Queued communication**

computer network nodal queuing delay modeling using quantization approximation. *Niznik, Carol A.*, T-C Mar 83 245-253  
 load balancing bus accessing scheme. *Afshari, P. V.*, +, T-C Aug 83 766-770

**Queued communication; cf.** Message switching; Packet switching; Store-and-forward switching**Queueing analysis**

multiprocessor systems; modeling bus contention and memory interference. *Marsan, Marco Ajmone*, +, T-C Jan 83 60-71  
 multiserver systems subject to breakdowns; efficiency - reliability tradeoffs in M/M/N queuing systems. *Mitrani, I.*, +, T-C Jan 83 96-98  
 programs with internal concurrency; analytic queuing models. *Heidelberger, Philip*, +, T-C Jan 83 73-82  
 simple derivation from convolution algorithm of mean-value-analysis and LBANC algorithms for solving closed-product-form queuing networks. *Lam, Simon S.*, T-C Nov 83 1062-1064  
 throughput-driven approach to performance analysis of direct-access storage devices (disks). *Brandwajn, Alexandre*, T-C May 83 451-463

**Queueing analysis; cf.** Nets

## R

**Radix conversion**

fully parallel mixed-radix conversion algorithm for residue number applications. *Huang, C. H.*, T-C Apr 83 398-402

**Random number generation**

empirical test for quality of random integer generators for random testing of logic faults. *Savir, Jacob*, T-C Oct 83 960-961

**Read-only memories**

minimum mean running time function generation using read-only memory and high-speed multiplication. *Garcia, Gilles H.*, +, T-C Feb 83 147-156

**Redundant systems**

error analysis of floating-point online algorithms; redundant number system in significand (mantissa) representation. *Watanuki, Osaaki*, +, T-C Apr 83 352-358

reducing inherent limitations of fully digit online arithmetic. *Owens, Robert Michael*, T-C Apr 83 406-411

reliability of periodically repaired  $n - 1/n$  parallel redundant systems. *Cantarella, Robert G.*, T-C Jun 83 597-598

self-checking residue number arithmetic; design of error checkers. *Jenkins, W. Kenneth*, T-C Apr 83 388-396

**Redundant systems; cf.** Computer fault tolerance**Registers; cf.** Shift registers**Reliability; cf.** Computer reliability; Redundant systems**Residue arithmetic**

arithmetic design system to support quantitative evaluation of alternate number systems. *Ong, Shauchi*, +, T-C Apr 83 359-369  
 computer algorithm for calculating product  $AB$  modulo  $M$ . *Blakley, G. R.*, T-C May 83 497-500

converting Hensel codes to Farey rationals. *Krishnamurthy, E. V.*, T-C Apr 83 331-337

fully parallel mixed-radix conversion algorithm for residue number applications. *Huang, C. H.*, T-C Apr 83 398-402

overflow-free residue multiplier. *Taylor, Fred J.*, T-C May 83 501-504  
 residue number system implementation of the LMS algorithm using optical waveguide circuits. *Miller, Dale D.*, +, T-C Nov 83 1013-1028

self-checking residue number arithmetic; design of error checkers. *Jenkins, W. Kenneth*, T-C Apr 83 388-396

sign detection and implicit - explicit conversion of numbers in residue arithmetic. *Ulman, Zenon D.*, T-C Jun 83 590-594

single residue error correction in residue number systems. *Ramachandran, Vijaya*, T-C May 83 504-507

**Residue coding**

direct implementation of discrete and residue-based functions via optimal encoding; programmable logic array approach. *Papachristou, Christos A.*, T-C Oct 83 961-968

**Robots**

computing constraints on position of object due to presence of other objects; configuration space approach to spatial planning. *Lozano-Pérez, Tomás*, T-C Feb 83 108-120

+ Check author entry for coauthors

efficient iterated rotation of an object. *Franklin, W. Randolph*, T-C Nov 83 1064-1067

**ROM; cf.** Read-only memories

## S

**Scheduling**

binary trees and parallel scheduling algorithms. *Dekel, Eliezer*, +, T-C Mar 83 307-315

**Search methods**

binary search in multiprocessing environment. *Baer, Jean-Loup*, +, T-C Jul 83 667-677

correction to 'Optimal query processing for distributed database systems' (Sep 82 835-850). *Chu, Wesley W.*, +, T-C Sep 83 878  
 searching, merging, and sorting in parallel computation. *Kruskal, Clyde P.*, T-C Oct 83 942-946

**Security; cf.** Computer security

**Sequences; cf.** Pseudorandom sequences

**Sequential logic circuit fault diagnosis**

circuit design using extra inputs for fault detection. *Pradhan, Dhiraj K.*, T-C Mar 83 319-323

fault detection in easily testable sequential machine with extra inputs and outputs. *Bhattacharyya, Asok*, T-C Mar 83 323-325

universal tests for detection of input/output stuck-at and bridging faults. *Karpovsky, M.*, T-C Dec 83 1194-1198

**Sequential logic circuit testing; cf.** Sequential logic circuit fault diagnosis

**Sequential logic circuits**

totally present checking experiments for sequential machines. *Lin, Gordon K.*, +, T-C Feb 83 101-107

**Sequential logic circuits; cf.** Asynchronous sequential logic circuits; Shift registers

**Shift registers**

exhaustive generation of bit patterns with applications to VLSI selftesting. *Barzilai, Zeev*, +, T-C Feb 83 190-194

variable-length shift register utilizing two bidirectional shift registers of length  $N/2$ . *Danielsson, Per E.*, T-C Nov 83 1067-1069

**Shift-register sequences; cf.** Pseudorandom sequences

**Signal generators**

minimum mean running time function generation using read-only memory and high-speed multiplication. *Garcia, Gilles H.*, +, T-C Feb 83 147-156

**Signal processing**

sign/logarithm arithmetic for fast Fourier transforms. *Swartzlander, Earl E., Jr.*, +, T-C Jun 83 526-534

symbolic simulator for microprogram development. *Abbott, Curtis*, T-C Aug 83 770-774

**Signal processing; cf.** Array processing; Convolution; Data processing; Image processing; Transforms

**Software; cf.** Computer languages

**Software design/development**

experiments in automatic microcode generation for applications problems coded in higher-level language. *Sheraga, Robert J.*, +, T-C Jun 83 557-569

integrated instrumentation environment for multiprocessors to assist user experimentation. *Segall, Zary*, +, T-C Jan 83 4-14

**Software performance**

analytic queuing models for programs with internal concurrency. *Heidelberger, Philip*, +, T-C Jan 83 73-82

**Software requirements and specifications**

structured specification of communicating systems. *Bochmann, Gregor V.*, +, T-C Feb 83 120-133

**Sorting/merging**

area - time complexity of sorting under updated VLSI computation model. *Thompson, Clark D.*, T-C Dec 83 1171-1184

balanced merge transposition of matrix stored on sequential file. *Twigg, David W.*, T-C Dec 83 1185-1188

Batcher's odd - even merge algorithm; efficient implementation and application in parallel sorting schemes. *Kumar, Manoj*, +, T-C Mar 83 254-264

classification of parallel sorting architectures for comparison of existing designs. *Winslow, Leon E.*, +, T-C Jul 83 677-683

divide-and-conquer paradigm for parallel processing algorithms; matrix multiplication and sorting algorithms. *Horowitz, Ellis*, +, T-C Jun 83 582-585

efficient VLSI networks for parallel processing on orthogonal trees. *Nath, Dhruva*, +, T-C Jun 83 569-581

searching, merging, and sorting in parallel computation. *Kruskal, Clyde P.*, T-C Oct 83 942-946

**Sparse matrices**

parallel algorithm for solution of large sparse linear matrix equations arising in power system transient stability analysis. *Arnold, Christopher P.*, +, T-C Mar 83 265-273

**Special issues/sections**

computer arithmetic. T-C Apr 83 329-422

† Check author entry for subsequent corrections/comments

performance evaluation of multiple processor systems. *T-C Jan 83* 2–95  
**Speech recognition**  
 dynamic time warp pattern matching using an integrated multiprocessor array. *Weste, Neil, +, T-C Aug 83* 731–744  
**Standby systems; cf.** Redundant systems  
**Stochastic processes; cf.** Markov processes; Random number generation  
**Storage; cf.** Memories  
**Store-and-forward switching**  
 file allocation in distributed computer communication network. *Laning, Laurence J., +, T-C Mar 83* 232–244  
**Store-and-forward switching; cf.** Message switching; Packet switching  
**Switches; cf.** Optical switches  
**Switching functions; cf.** Logic functions  
**Switching systems; cf.** Interconnection networks  
**Synchronization**  
 asynchronous and clocked control structures for VLSI-based interconnection networks. *Wann, Donald F., +, T-C Mar 83* 284–293  
 measured flip-flop responses to marginal triggering; synchronizer design reliability prediction. *Chaney, Thomas J., T-C Dec 83* 1207–1209  
**Synchronization; cf.** Protocols

**T**

**Testing; cf.** Logic circuit testing  
**Time-division switching; cf.** Packet switching; Store-and-forward switching  
**Tomography**  
 optimizing contiguous-element region selection for virtual memory systems. *Bowyer, Keven W., +, T-C Dec 83* 1201–1203  
**Transforms**  
 generation and processing of dyadic indexed data; applications to processing of switching functions, image coding, and pattern recognition. *Besslich, P. W., T-C May 83* 487–494  
 parallel-pipeline architecture of fast polynomial transform for computing two-dimensional cyclic convolution. *Truong, T. K., +, T-C Mar 83* 301–306  
**Transforms; cf.** Discrete Fourier transforms; Fourier transforms; Number-theoretic transforms; Walsh transforms  
**Transient stability; cf.** Power system stability, transient  
**Trees**  
 binary trees and parallel scheduling algorithms. *Dekel, Eliezer, +, T-C Mar 83* 307–315  
 combinational networks; tree representation. *Chiang, Kuang-Wei, +, T-C Mar 83* 315–319  
 efficient VLSI networks for parallel processing on orthogonal trees. *Nath, Dhruva, +, T-C Jun 83* 569–581  
**Triggering**  
 measured flip-flop responses to marginal triggering; synchronizer design reliability prediction. *Chaney, Thomas J., T-C Dec 83* 1207–1209

**V**

**Very large-scale integration**  
 area – time complexity of sorting under updated VLSI computation model. *Thompson, Clark D., T-C Dec 83* 1171–1184

area – time optimal VLSI circuits for convolution. *Baudet, Gérard M., +, T-C Jul 83* 684–688  
 asynchronous and clocked control structures for VLSI-based interconnection networks. *Wann, Donald F., +, T-C Mar 83* 284–293  
 calculation of variable-size fast Fourier transforms using VLSI network. *Bongiovanni, G., T-C Aug 83* 756–760  
 computing power of VLSI circuits; combinatorial limit. *Vuillemin, Jean, T-C Mar 83* 294–300  
 designs for VLSI circuits that compute  $N$ -element Fourier transforms. *Thompson, Clark D., T-C Nov 83* 1047–1057  
 Diogenes approach to designing testable fault-tolerant arrays of processors. *Rosenberg, Arnold L., T-C Oct 83* 902–910  
 dynamic time warp pattern matching using an integrated multiprocessor array. *Weste, Neil, +, T-C Aug 83* 731–744  
 easily testable programmable logic array design for detection of multiple faults. *Saluja, Kewal K., +, T-C Nov 83* 1038–1046  
 efficient VLSI networks for parallel processing on orthogonal trees. *Nath, Dhruva, +, T-C Jun 83* 569–581  
 exhaustive generation of bit patterns with applications to VLSI selftesting. *Barzilai, Zeev, +, T-C Feb 83* 190–194  
 fully digit online networks to overcome ‘von Neumann’ bottleneck. *Irwin, Mary Jane, +, T-C Apr 83* 402–406  
 mesh-connected area – time optimal VLSI multiplier of large integers. *Preparata, Franco P., T-C Feb 83* 194–198  
 optimal wiring of movable terminals on VLSI chip. *Gopal, Inder S., +, T-C Sep 83* 845–858  
 reducing inherent limitations of fully digit online arithmetic. *Owens, Robert Michael, T-C Apr 83* 406–411  
 VLSI array design under constraint of limited I/O bandwidth. *Liu, Philip S., +, T-C Dec 83* 1160–1170  
 VLSI structures for the discrete Fourier transform. *Bongiovanni, G., T-C Aug 83* 750–754  
**Virtual computers**  
 concurrent execution of program expressions of reduction language; system architecture. *Kluge, W. E., T-C Nov 83* 1002–1012  
**Virtual memories**  
 optimizing contiguous-element region selection for virtual memory systems. *Bowyer, Keven W., +, T-C Dec 83* 1201–1203  
 two-level replacement decisions in paging stores. *Babaoglu, Ozalp, +, T-C Dec 83* 1151–1159

**W**

**Walsh functions**  
 logic circuit testing by verifying Walsh coefficients. *Susskind, Alfred K., T-C Feb 83* 198–201  
**Walsh transforms**  
 generation and processing of dyadic indexed data; applications to processing of switching functions, image coding, and pattern recognition. *Besslich, P. W., T-C May 83* 487–494  
 spectral fault signatures for internally unate combinational networks. *Miller, D. M., +, T-C Nov 83* 1058–1062  
**Waveguides; cf.** Optical waveguides