

Curriculum Vitæ

Jordi Cortadella

June 21, 2024

Summary

Jordi Cortadella is a Full Professor of the Department of Computer Science at the *Universitat Politècnica de Catalunya* (Barcelona, Spain). He is a Fellow of the IEEE and member of the Academia Europaea.

He obtained his Ph.D. in Computer Science in 1987, at the same University. In 1988, he was a Visiting Scholar at the University of California, Berkeley. He has also been a visiting professor in Intel Corporation (Hillsboro, USA) in summer 1998 and summer 2001 and in Theseus Logic (Sunnyvale, USA) in summer 2000. He co-founded Elastix Corporation in 2007, a company producing EDA tools for asynchronous design.

His main research interests include formal methods and computer-aided design of VLSI systems, with special emphasis on asynchronous circuits. He has co-authored over 200 papers in technical journals and conferences. He has served in the technical programme committee of numerous conferences in the area of Electronic Design Automation and concurrency. He was Program co-chair of ASYNC 2010 and ICATPN 2004. He is now Associate Editor of the IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems.

His research has had a relevant impact in the scientific community. As an example, he designed an arithmetic circuit for fast addition and comparison, published in 1992. This circuit drew the attention of several companies and was introduced in some components of different microprocessors.

His contributions in the area of the synthesis and analysis of concurrent systems have also had a tangible impact. One of his most cited papers proposes techniques for the analysis of Petri nets using symbolic methods.

Possibly, the most relevant work has been in the area of asynchronous circuits. He has been working on this subject since the early 90's in a tight collaboration with an international team. The activities in this area can be qualified as *basic research*, but the obtained results have raised the interest of many industrial and academic institutions. The most observable results of this research, a tool for the synthesis of asynchronous controllers called *petrify* (www.cs.upc.edu/~jordicf/petrify) is currently being used by many Universities for research and teaching activities. This impact is also manifested by a frequently cited paper in this area: *Petrify: a tool for manipulating concurrent specifications and synthesis of asynchronous controllers*, IEICE Trans. on Information and Systems, March 1997.

He has published numerous papers in international journals: *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, *Proceedings of the IEEE*, *IEEE Transactions on Computers*, *IEEE Transactions on VLSI*, etc. Most of the contributions in this area have been covered by the book

J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno and A. Yakovlev,
Logic synthesis of asynchronous controllers and interfaces,
Springer Verlag, 2002.

The impact of his research has also been recognized by the nomination as a finalist of the *Descartes Prize 2002* and four best paper awards at the *Design Automation Conference (2004)*, *Int. Symp. on Advanced Research in Asynchronous Circuits and Systems (2004 and 2016)* and *Int. Conf. on Application of Concurrency to System Design (2009)*. He also obtained a *Distinction* for the Promotion of the University Research by the Generalitat de Catalunya in 2003.

The relevance of his work has also been recognized by the invitation to give tutorials and talks in prestigious conferences. In 2013, he was invited to give two seminars at the Collège de France on his work about asynchronous and elastic circuits.

Besides the public funding obtained from National and European Projects, Jordi Cortadella has also been involved in technology transfer actions to important companies in the microelectronics area from United States, e.g., Intel Corporation, Cadence Design Systems and Theseus Logic.

Finally, research has been time-shared with several academic positions involving different management activities in the University: Vicedean of the *Facultat d'Informàtica de Barcelona*, President of the Commission for the Evaluation and Selection of Academic Staff of the UPC, Member of the Commission of Ph.D. programs of the UPC, Coordinator of two Ph.D. programs (Computer Architecture and Software), etc.

Contents

1	Personal data	3
2	Academic degrees	3
3	Honors and awards	3
4	Positions	4
4.1	Academic positions	4
4.2	Industrial positions	4
4.3	Visiting positions	4
5	Thesis advisor	4
5.1	Ph.D. thesis advisor	4
5.2	Master thesis advisor	5
6	Funded research projects	6
6.1	Grants from Industry	6
6.2	European projects	6
6.3	National projects	7
6.4	Integrated actions	7
7	Technology transfer	7
7.1	Elastix Corporation	7
7.2	Petrify	8
7.3	Police Criterion Chip	8
8	Patents	8
9	Academic activities	8
9.1	Organization and participation in scientific events	8
9.2	Positions at the University	10
10	Publications	11
10.1	Books and book chapters	11
10.2	Journals	11
10.3	Conferences	16
11	Tutorials and invited lectures	26

1 Personal data

Name: Jordi Cortadella

Birthdate and birthplace: January 29th, 1962. Martorell, Spain.

University: Universitat Politècnica de Catalunya.

Departament: Computer Science.

Position: Catedràtic d'Universitat (Full professor).

Address: Campus Nord, mòdul Omega, office 242. 08034 Barcelona, Spain.

Phone: +34 934137854.

Homepage: <http://www.cs.upc.edu/~jordicf>

2 Academic degrees

- *Llicenciat en Informàtica* (B.S. in Computer Science),
Facultat d'Informàtica de Barcelona (UPC). June 1985.
- *Llicenciat amb grau en Informàtica* (M.S. in Computer Science)
Facultat d'Informàtica de Barcelona (UPC). February 1986.
Qualification: Matrícula de Honor.
- *Doctor en Informàtica*, (Ph.D. in Computer Science)
Facultat d'Informàtica de Barcelona (UPC). June 1987.
Qualification: Apto "Cum Laude" by unanimity.

3 Honors and awards

- Fellow of the IEEE. January 2015.
- Member of the Academia Europaea. October 2013.
- Best paper award at the *Int. Symp. on Field Programmable Gate Arrays*, for the paper *Buffer Placement and Sizing for High-Performance Dataflow Circuits*. February 2020.
- Best paper award at the *Int. Symp. on Advanced Research in Asynchronous Circuits and Systems*, for the paper *Ring Oscillator Clocks and Margins*. May 2016.
- Best paper award at the *Int. Conference on Application of Concurrency to System Design (ACSD)*, for the paper *Scheduling synchronous elastic designs*. June 2009.
- Best paper award at the *Design Automation Conference*, for the paper *A Recursive Paradigm to Solve Boolean Relations*. June 2004.
- Best paper award at the *Int. Symp. on Advanced Research in Asynchronous Circuits and Systems*, for the paper *Handshake protocols for de-synchronization*. April 2004.
- Distinction for the Promotion of University Research, by the Generalitat de Catalunya (Distinció de la Generalitat per a la Promoció de la Recerca Universitària), 2003.
- Finalist of the *Descartes prize 2002*, with the project *New asynchronous circuits: towards cost-effective and less complicated designs*. Coordinator of the project. See the finalists here: ec.europa.eu/research/science-awards/pdf/descartes_press_finalist_2002_en.pdf
- Best Ph.D. thesis award, Universitat Politècnica de Catalunya, 1992.
- National Award for the best student in Computer Science, 1986. (1er. premio nacional de Terminación de Estudios en Informática).

4 Positions

4.1 Academic positions

<u>Period</u>	<u>Position</u>	<u>Department</u>
Oct. 1985 - May 1988	Assistant Professor	Computer Architecture (UPC)
June 1988 - June 1997	Associate Professor	Computer Architecture (UPC)
July 1997 - Oct. 1999	Associate Professor	Computer Science (UPC)
since Nov. 1999	Full Professor	Computer Science (UPC)

4.2 Industrial positions

In June 2007, Jordi Cortadella co-founded Elastix Corporation, a company offering solutions for energy-efficient circuits using asynchronous design techniques. From 2007 to 2010, he was the Chief Scientist of the company.

4.3 Visiting positions

July 1988 – December 1988: Visiting professor at the Electrical Engineering and Computer Science Department at the University of California, Berkeley.

July 1998 – September 1998: Visiting professor at the Strategic CAD Labs, Intel Corporation, Hillsboro, OR.

July 2000 – September 2000: Visiting professor at Theseus Logic Sunnyvale, CA.

July 2001 – September 2001: Visiting professor at the Strategic CAD Labs, Intel Corporation, Hillsboro, OR.

5 Thesis advisor

5.1 Ph.D. thesis advisor

- [1] Alex Vidal-Obiols. “Algorithmic Techniques for Physical Design: Macro Placement and Under-the-Cell Routing”. Co-advised with Jordi Petit. PhD thesis. Universitat Politècnica de Catalunya, Jan. 2020.
- [2] Lucas Machado. “Logic Decomposition and Adaptive Clocking for the Optimization of Digital Circuits”. PhD thesis. Universitat Politècnica de Catalunya, Feb. 2019.
- [3] Alberto Moreno. “Synthesis of Variability-Tolerant Circuits with Adaptive Clocking”. PhD thesis. Universitat Politècnica de Catalunya, Mar. 2019.
- [4] Palkesh Jain. “Algorithms and Methodologies for Interconnect Reliability Analysis of Integrated Circuits”. Co-advised with Sachin S. Sapatnekar. PhD thesis. Universitat Politècnica de Catalunya, May 2017.
- [5] Javier de San Pedro. “Structure discovery techniques for circuit design and process model visualization”. PhD thesis. Universitat Politècnica de Catalunya, Oct. 2017.
- [6] Nikita Nikitin. “Automatic Synthesis and Optimization of Chip Multiprocessors”. PhD thesis. Universitat Politècnica de Catalunya, Apr. 2013.
- [7] Marc Galceran-Oms. “Automatic Pipelining of Elastic Systems”. Co-advised with Mike Kishinevsky. PhD thesis. Universitat Politècnica de Catalunya, Sept. 2011.
- [8] Dmitry Bufistov. “Performance Optimization of Elastic Systems”. PhD thesis. Universitat Politècnica de Catalunya, Dec. 2010.
- [9] Kyller Costa Gorgônio. “Towards the Automatic Synthesis of Asynchronous Communication Mechanisms”. PhD thesis. Universitat Politècnica de Catalunya, Dec. 2010.

- [10] David Bañeres. “Logic Synthesis Techniques for High-Speed Circuits”. Co-advised with Mike Kishinevsky. PhD thesis. Universitat Politècnica de Catalunya, Feb. 2008.
- [11] Robert Clarisó. “Abstract Interpretation Techniques for the Verification of Timed Systems”. PhD thesis. Universitat Politècnica de Catalunya, Sept. 2005.
- [12] Josep Carmona. “Structural Methods for the Synthesis of Well-Formed Concurrent Specifications”. PhD thesis. Universitat Politècnica de Catalunya, Mar. 2004.
- [13] Marco A. Peña. “Relative Timing Based Verification of Concurrent Systems”. Co-advised with Enric Pastor. PhD thesis. Universitat Politècnica de Catalunya, Apr. 2003.
- [14] Gianluca Cornetta. “Design and Analysis of Variable-Delay Arithmetic Units”. PhD thesis. Universitat Politècnica de Catalunya, Dec. 2001.
- [15] Oriol Roig. “Formal Verification and Testing of Asynchronous Circuits”. PhD thesis. Universitat Politècnica de Catalunya, May 1997.
- [16] Enric Musoll. “High-level and logic synthesis techniques for low power”. PhD thesis. Universitat Politècnica de Catalunya, July 1996.
- [17] Enric Pastor. “Structural Methods for the Synthesis of Asynchronous Circuits from Signal Transition Graphs”. PhD thesis. Universitat Politècnica de Catalunya, Apr. 1996.
- [18] Fermín Sánchez. “Loop pipelining with resource and timing constraints”. PhD thesis. Universitat Politècnica de Catalunya, Jan. 1996.
- [19] Rosa M. Badia. “High-level synthesis of asynchronous circuits”. PhD thesis. Universitat Politècnica de Catalunya, July 1994.
- [20] Teodor Jové. “Design of instruction memories for pipelined processors”. PhD thesis. Universitat Politècnica de Catalunya, Oct. 1989.

5.2 Master thesis advisor

- [1] Víctor Franco. *Combinatorial and Numerical Optimization Techniques for Floorplanning*. Jan. 2024.
- [2] Marta Arriaza. *Non-linear models for chip floorplanning*. June 2023.
- [3] Pol Barrachina. *AIG transformations to improve LUT mapping in FPGAs*. June 2022.
- [4] Júlia Folguera. *Architectural Layout Design with Spectral Methods*. Oct. 2020.
- [5] Roberta Priolo. *Proximity-based resource sharing in high level synthesis for FPGAs*. Co-advised with Luciano Lavagno. Dec. 2019.
- [6] Narcís Ricart. *Machine learning techniques for resource prediction in nanoelectronic circuit design*. Co-advised with Jonàs Casanova. July 2017.
- [7] Alberto Moreno. *Synthesis of timing paths with delays adaptable to integrated circuit variability*. July 2015.
- [8] Alexandre Vidal. *SAT-based algorithms for internal cell routing in nanoelectronic circuits*. Co-advised with Jordi Petit. Oct. 2015.
- [9] Alex Alvarez. *Library-free technology mapping for VLSI circuits with regular layouts*. Co-advised with Sachin Sapatnekar. July 2014.
- [10] Daniel Rivas. *Trace compression mechanisms for the efficient simulation of CMP*. Co-advised with Francesc Guim. July 2014.
- [11] Javier de San Pedro. *A simulation framework for hierarchical Network-on-Chip systems*. Co-advised with Josep Carmona. July 2012.
- [12] Dmitry Bufistov. *Performance optimization of latency insensitive systems*. Feb. 2008.
- [13] Jonàs Casanova. *Clustering for the optimization of asynchronous controllers*. June 2008.

- [14] Andrey Ziyatdinov. *Multi-Clustering net Model for VLSI Placement*. Sept. 2008.
- [15] Marc Galceran-Oms. *Elastic Esterel*. Co-advised with Gérard Berry. July 2007.

6 Funded research projects

6.1 Grants from Industry

- *Methodology and tools for the specification, synthesis and verification of asynchronous circuits with relative timing*, funded by Intel Corporation (Strategic CAD Lab, Hillsboro, OR(USA)), 1999-2002. Principal investigator.
- *Design automation for embedded electronic systems*, funded by Cadence Design Systems (Cadence Berkeley Labs, Berkeley, USA), 2001-2003. Principal investigator.
- *Reencoding Techniques for Logic Synthesis of High-speed Circuits*, funded by Intel Corporation (Strategic CAD Lab, Hillsboro, OR(USA)), 2002-2004. Principal investigator.
- *Design, synthesis and evaluation of elastic architectures*, funded by Intel Corporation (Strategic CAD Lab, Hillsboro, OR(USA)), 2005-2007. Principal investigator.
- *Collaboration agreement between Elastix Corporation and Universitat Politècnica de Catalunya* for research on asynchronous circuits. 2007-2010. Principal investigator.
- *Synthesis of scalable systems for nanoelectronics*, funded by Intel Corporation (Strategic CAD Lab, Hillsboro, OR(USA)), 2008-2009. Principal investigator.
- *Floorplanning and performance evaluation for on-die communication fabrics*, funded by Intel Corporation (Academic Research Office), 2010-2013. Principal investigator.
- *Cell Synthesis Including Legging, Placement and Routing*, funded by Intel Corporation (Strategic CAD Lab, Hillsboro, OR(USA)), 2013. Principal investigator.
- *Macro floorplanning and dataflow automatic analysis for ASICs*, funded by eSilicon, 2017. Principal investigator.

6.2 European projects

- *ATD: Technology for ATD* (RACE 1022), 1990–1992. Investigator (principal investigator: Mateo Valero).
- *ACiD-WG: Asynchronous Circuit Design* (ESPRIT-7225), 1992-1995. Principal investigator at UPC.
- *SHIPS: Supercomputer Highly Parallel System* (ESPRIT-6253), 1992-1995. Investigator (principal investigator: Mateo Valero).
- *ACiD-WG: Asynchronous Circuit Design* (ESPRIT-21949), 1996-2000. Principal investigator at UPC.
- *COSY: COdesign, Simulation & sYnthesis* (ESPRIT EP 25443), 1997-2000. Principal investigator at UPC.
- *ACiD-WG: Asynchronous Circuit Design* (IST-1999-21949), 2000-2004. Principal investigator at UPC.
- *SegraVIS: Syntactic and Semantic Integration of Visual Modelling Techniques* (RTN2-2001-00346), 2002-2005. Investigator (principal investigator at UPC: Fernando Orejas).
- *MODERN: MOdeling and DEsign of Reliable, process variation-aware Nanoelectronic devices, circuits and systems* (ENIAC-120003), 2009-2012. Principal investigator as Chief Scientist of Elastic Clocks.

6.3 National projects

- *Design of high-performance low-cost parallel architectures* (CAICYT 314-85), 1986–1989, investigator (principal investigator: Mateo Valero).
- *VLSI architectures oriented to high-level languages* (CICYT TIC80-0300), 1989–1991, principal investigator.
- *Parallel architectures oriented to symbolic applications* (CICYT TIC91-1036), 1991–1994, principal investigator.
- *Design and verification of low-power, high-performance circuits* (CICYT TIC 94-0531-E), 1994–1995, principal investigator.
- *Application-specific high-speed low-power architectures* (CICYT TIC95-419), 1995–1998, principal investigator.
- *Codesign of heterogeneous concurrent systems* (CICYT TIC98-0410), 1999–2001, principal investigator.
- *Heterogeneity and Modularity in the Specification of Systems* (CICYT TIC98-0949), 1999–2001, investigator (principal investigator: Fernando Orejas).
- *Modelling, Analysis and Verification of Heterogeneous Systems* (CICYT TIC2001-2476), 2002-2004, investigator (principal investigator: Fernando Orejas).
- *Graph-based methods for the modelling, analysis and implementation of large-scale systems* (CICYT TIN2004-07925), 2005-2007, investigator (principal investigator: Fernando Orejas).
- *Formal methods and algorithms for system design* (CICYT TIN2007-66523), 2007-2012, investigator (principal investigator: Fernando Orejas).
- *R&D on techniques and CAD tools for the design of asynchronous integrated circuits* (Avanza TSI-020302-2009-20), 2009. Principal investigator as Chief Scientist of Elastic Clocks.
- *Computational models and methods for Massive Structured Data* (TIN2013-46181-C2-1-R), 2014-2017, investigator (principal investigator: Fernando Orejas).

6.4 Integrated actions

- *CAD tools for the synthesis of asynchronous digital circuits*, Integrated action Spain-UK with the University of Newcastle upon Tyne, 1996-97, principal investigator at UPC.
- *Modelling and synthesis of asynchronous arbiters*, Integrated action Spain-Portugal with the University of Aveiro, 1996-97, principal investigator at UPC.
- *CAD tools for the synthesis of asynchronous digital circuits with bounded delays*, Integrated action Spain-UK with the University of Newcastle upon Tyne, 1998-99, principal investigator at UPC.

7 Technology transfer

7.1 Elastix Corporation

In 2007, he co-founded Elastix Corporation, a company aiming at the design of energy-efficient systems using asynchronous design techniques.

7.2 Petrify

Petrify is a tool for the synthesis of Petri nets and asynchronous circuits (50,000 lines of C code approximately). The theoretical background of the tool has been a joint work with Dr. M. Kishinevsky (Intel Corp.), A. Kondratyev (Cadence Berkeley Labs), L. Lavagno (Politecnico di Torino), A. Yakovlev (University of Newcastle upon Tyne). This background has been published in numerous journal and conference papers and collected in a book:

J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno and A. Yakovlev,
Logic Synthesis of Asynchronous Controllers and Interfaces,
Springer-Verlag, 2002.

Petrify (<http://www.cs.upc.edu/~jordicf/petrify>) is a public domain tool currently being used by more than 20 academic and industrial institutions: Intel Corp., Theseus Logic, Manchester University (UK), Technical University of Denmark, Technion (Israel), AT&T Labs (Cambridge, UK), University of North Carolina at Chapel Hill (USA), etc. *Petrify* has also been integrated with synthesis flow of Theseus Logic (Sunnyvale, USA) and the logic synthesis system SIS from UC Berkeley.

7.3 Police Criterion Chip

Design and implementation of the *Police Criterion Chip*, an integrated circuit for traffic control in broadband communication network (300.000 transistors, CMOS technology). This prototype was developed within the project RACE 1022 “*Technology for ATD*”. It was a joint work with Anna del Corral and Eduard Elias (from the Computer Architecture Department).

8 Patents

- [1] J. Cortadella, L. Lavagno, C. Macián, and F. Martorell. “Asynchronous scheme for clock domain crossing”. U.S. pat. 8,433,875. eSilicon Corporation. Apr. 30, 2013.
- [2] J. Cortadella, L. Lavagno, and E. Tuncer. “Network of tightly coupled performance monitors for determining the maximum frequency of operation of a semiconductor IC”. U.S. pat. 8,446,224. eSilicon Corporation. May 21, 2013.
- [3] J. Cortadella, V. Singhal, E. Tuncer, and L. Lavagno. “Variability-aware scheme for high-performance asynchronous circuit voltage regulation”. U.S. pat. 8,572,539. eSilicon Corporation. Oct. 29, 2013.
- [4] C. Sotiriou, A. Kondratyev, J. Cortadella, and L. Lavagno. “Asynchronous, multi-rail, asymmetric-phase, static digital logic with completion detection and method for designing the same”. U.S. pat. 7,870,516. Institute of Computer Science, Foundation for Research and Technology - Hellas. Jan. 11, 2011.
- [5] J. Cortadella, V. Singhal, and E. Tuncer. “Variability-aware scheme for asynchronous circuit initialization”. U.S. pat. 7,701,255. Elastix Corporation. Apr. 20, 2010.
- [6] M. Kishinevsky and J. Cortadella. “Synchronous elastic designs with early evaluation”. U.S. pat. 7,657,862. Intel Corporation. Feb. 2, 2010.
- [7] J. Cortadella, A. Kondratyev, and L. Lavagno. “Skew insensitive clocking method and apparatus”. U.S. pat. 7,634,749. Cadence Design Systems, Inc. Dec. 15, 2009.

9 Academic activities

9.1 Organization and participation in scientific events

Chair and Organizer of events:

- *International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC)*, Member of the Steering Committee.
- *Int. Conf. on Application of Concurrency to System Design (ACSD)*, Member of the Steering Committee.
- *13th Int. Conf. on Application of Concurrency to System Design (ACSD 2013)*, Publicity Chair, Barcelona, July 2013.
- *Design Automation & Test in Europe (DATE)*, Chair of the topic *Logic Synthesis and Timing Analysis*, 2012 and 2013.
- *16th International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2010)*, Grenoble, May 2010. Best Paper Chair.
- *14th International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2008)*, Newcastle, April 2008. Program co-chair.
- *International Conference on Application and Theory of Petri Nets (ICATPN)*. Program co-chair, 2004.
- *Workshop on Token-Based Computing (ToBaCo)*. Workshop co-organizer, Bologna, June 2004.
- *European Joint Conferences on Theory and Practice of Software (ETAPS)*. Workshop Chair, 2004.
- *Fifth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC'99)*, Barcelona, April 1999. General chair.
- *Hawaii International Conference on System Sciences*. Hawaii, January 1994. Co-organizer of the mini-track *Design and Prototyping of Digital Signal Processing Systems*.
- *EUROMICRO'93*. Barcelona, September 1993. Conference co-organizer.
- *ACiD-WG Workshop on Digital Signal Processing*. Barcelona, September 1993. Workshop organizer.

Member of Program Committees:

- *Conference on Design, Automation and Test in Europe (DATE)* (1998, 2002, 2006, 2007, 2011–2013).
- *IEEE/ACM International Conference on Computer-Aided Design (ICCAD)* (1997, 1998, 2003, 2014–2016, 2016).
- *ACM/IEEE Design Automation Conference (DAC)* (2007).
- *International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC)* (1996–2000, 2002–2003, 2008–2012, 2014–2016).
- *International Conference on Application and Theory of Petri Nets (ICATPN)* (2001–2003).
- *International Conference on Application of Concurrency to System Design (ACSD)* (1998, 2003).
- *Symposium in Computer Arithmetic* (1997)
- *Joint Conference on Formal Modelling and Analysis of Timed Systems (FORMATS) and Formal Techniques in Real-Time and Fault Tolerant Systems (FTRTFT)* (2004).
- *International Workshop on Formal Modeling and Analysis of Timed Systems (FORMATS)* (2003).
- *Symposium on Integrated Circuits and Systems Design (SBCCI)* (2003).
- *Asian South Pacific Design Automation Conference (ASP-DAC)* (2003).
- *International Symposium on System Synthesis (ISSS)* (2000).
- *IEEE/ACM International Workshop on Logic Synthesis (IWLS)* (1998–2000, 2002, 2003, 2004).
- *Conference in Design of Integrated Circuits and Systems (DCIS)* (1996).
- *Second Working Conference on Asynchronous Design Methodologies* (1995).
- *International Symposium on Microprocessing and Microprogramming (EUROMICRO)* (1990–1994).
- *Conference on Simulation in Electronics* (1994).

Journals and PhD Dissertation Awards:

- Associate Editor of the IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (since Jan 2012).
- Guest Editor of the IEEE Transactions on VLSI Systems Special Section on Asynchronous Circuits and Systems, 2008.
- Member of the evaluation committee of the 2015 ACM SIGDA Outstanding PhD Dissertation Award.
- Reviewer for the following journals:
 - ACM Transactions on Design Automation of Electronic Systems.
 - IEEE Transactions on Computers.
 - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
 - IEEE Transactions on VLSI Systems.
 - IEEE Transactions on Circuits and Systems.
 - IEEE Transactions on Parallel and Distributed Systems.
 - Distributed Computing.
 - Formal Methods in Systems Design.
 - Formal Aspects of Computing: The International Journal of Formal Methods.
 - Fundamenta Informaticae.
 - Integration: The VLSI journal.
 - Journal of VLSI-Signal Processing.
 - IEE Proceedings: Computers and Digital Techniques.
 - Journal on Microprocessing and Microprogramming.

9.2 Positions at the University

9.2.1 Universitat Politècnica de Catalunya

- Member and President of the Commission for the Evaluation and Selection of Academic Staff (CSAPIU), since Nov. 2000 - Dec 2003.
- Member of the Commission of Ph.D. programs, June 1996 - June 2000.

9.2.2 Facultat d'Informàtica de Barcelona (UPC)

- *Vicedean of Resources*, Mar. 1990 - Sept. 1991.
- Member of the Commission for the elaboration of the new Studies Plan, Sept. 1990 - June 1991.

9.2.3 Departament of Computer Science (UPC)

- Head of Department, Feb. 2013 - Jan. 2018.
- Subdirector of Department, Oct 2005 - Dec 2009.
- President of the Commission of Postgraduate Studies, Oct 2005 - June 2007.
- Coordinator of the Ph.D. program in Software, Dec. 1999 - Dec. 2002.

9.2.4 Departament of Computer Architecture (UPC)

- Coordinator of the Ph.D. program in “Computer Architecture and Technology”, Apr. 1995 - May 1997.
- Member of the Commission for graduate studies, Oct. 1990 - May. 1994.
- Coordinator of undergraduate studies, Mar. 1989 - Feb. 1990.

10 Publications

10.1 Books and book chapters

- [1] Jordi Cortadella. “From Nets to Circuits and from Circuits to Nets”. In: *Carl Adam Petri: Ideas, Personality, Impact*. Ed. by Wolfgang Reisig and Grzegorz Rozenberg. Springer, 2019, pp. 227–232. ISBN: 978-3-319-96153-8. DOI: <https://doi.org/10.1007/978-3-319-96154-5>.
- [2] Jordi Cortadella and Sachin S. Sapatnekar. “Static Timing Analysis”. In: *Electronic Design Automation for Integrated Circuits Handbook, Second Edition*. Ed. by Luciano Lavagno, Igor L. Markov, Grant E. Martin, and Louis K. Scheffer. CRC Presss, 2016. ISBN: 9781482254501.
- [3] Josep Carmona, Jordi Cortadella, Victor Khomenko, and Alex Yakovlev. “Synthesis of Asynchronous Hardware from Petri Nets”. In: *Lectures on Concurrency and Petri Nets: Advances in Petri Nets*. Ed. by J. Desel, W. Reisig, and G. Rozenberg. Vol. 3098. Lecture Notes in Computer Science. Springer-Verlag, 2004, pp. 345–401.
- [4] Jordi Cortadella and Wolfgang Reisig, eds. *Applications and Theory of Petri Nets 2004*. Vol. 3099. Lecture Notes in Computer Science. Springer-Verlag, 2004.
- [5] Josep Carmona, Jordi Cortadella, and Enric Pastor. “Synthesis of Reactive Systems: Application to Asynchronous Circuit Design”. In: *Advances in Concurrency and Hardware Design*. Ed. by J. Cortadella, A. Yakovlev, and G. Rozenberg. Vol. 2549. Lecture Notes in Computer Science. Springer-Verlag, 2002, pp. 108–151.
- [6] Jordi Cortadella, Michael Kishinevsky, Alex Kondratyev, Luciano Lavagno, and Alexandre Yakovlev. *Logic synthesis of asynchronous controllers and interfaces*. Advanced Microelectronics. Springer-Verlag, 2002.
- [7] Jordi Cortadella, Alexandre Yakovlev, and Grzegorz Rozenberg, eds. *Advances in Concurrency and Hardware Design*. Vol. 2549. Lecture Notes in Computer Science. Springer-Verlag, Nov. 2002.
- [8] Fermín Sánchez and Jordi Cortadella. “Resource-constrained software pipelining for high-level synthesis of DSP systems”. In: *Algorithms and Parallel VLSI Architectures III*. Ed. by M. Moonen and F. Catthoor. Elsevier Science Publishers, 1995.
- [9] Jordi Cortadella. “Mechanisms for the efficient execution of branches in RISC architectures”. (In Spanish). PhD thesis. Universitat Politècnica de Catalunya, 1987.
- [10] Jordi Cortadella, José M. Llabería, and Mateo Valero. “Arquitecturas orientadas a lenguajes basados en la lógica”. In: *Inteligencia Artificial*. Ed. Marcombo, 1987. Chap. 21, pp. 233–243.

10.2 Journals

- [1] Lorenzo Lagostina, Filippo Minella, Jordi Cortadella, Mario R. Casu, Mihai T. Lazarescu, and Luciano Lavagno. “Mix & Latch: Comparison With State-of-the-Art Retiming On a RISC-V Benchmark”. In: *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems* 43.7 (July 2024). DOI: 10.1109/TCAD.2024.3360314.
- [2] Filippo Minella, Jordi Cortadella, Mario R. Casu, Mihai T. Lazarescu, and Luciano Lavagno. “Mix & Latch: An Optimization Flow for High-Performance Designs with Single-Clock Mixed-Polarity Latches and Flip-Flops”. In: *IEEE Access* (2023). DOI: 10.1109/ACCESS.2023.3265809.

- [3] Viktor Teren, Jordi Cortadella, and Tiziano Villa. “Generation of synchronizing state machines from a transition system: a region-based approach”. In: *International Journal of Applied Mathematics & Computer Science* 33.1 (2023), pp. 133–149. DOI: 10.34768/amcs-2023-0011.
- [4] Junnan Shan, Mihai T. Lazarescu, Jordi Cortadella, Luciano Lavagno, and Mario R. Casu. “Fast Energy-Optimal Multi-Kernel DNN-like Application Allocation on Multi-FPGA Platforms”. In: *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems* 41.4 (2022), pp. 1186–1190. DOI: 10.1109/TCAD.2021.3076958.
- [5] Lana Josipović, Shabnam Sheikha, Andrea Guerrieri, Paolo Ienne, and Jordi Cortadella. “Buffer Placement and Sizing for High-Performance Dataflow Circuits”. In: *ACM Transactions on Reconfigurable Technology and Systems* 4.1 (Nov. 2021). Article 4. DOI: 10.1145/3477053.
- [6] Junnan Shan, Mihai T. Lazarescu, Jordi Cortadella, Luciano Lavagno, and Mario R. Casu. “CNN-on-AWS: Efficient Allocation of Multi-Kernel Applications on Multi-FPGA Platforms”. In: *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems* 40.2 (2021), pp. 301–314. DOI: 10.1109/TCAD.2020.2994256.
- [7] Alex Vidal-Obiols, Jordi Cortadella, Jordi Petit, Marc Galceran-Oms, and Ferran Martorell. “Multi-Level Dataflow-Driven Macro Placement guided by RTL Structure and Analytical Methods”. In: *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems* 40.12 (Dec. 2021), pp. 2542–2555. DOI: 10.1109/TCAD.2020.3047724.
- [8] Lucas Machado and Jordi Cortadella. “Support-Reducing Decomposition for FPGA Mapping”. In: *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems* 39.1 (Jan. 2020), pp. 213–224. DOI: 10.1109/TCAD.2018.2878187.
- [9] Juan Segarra, Jordi Cortadella, Rubén Gran Tejero, and Víctor Viñals. “Automatic Safe Data Reuse Detection for the WCET Analysis of Systems with Data Caches”. In: *IEEE Access* 8 (2020), pp. 192379–192392. DOI: 10.1109/ACCESS.2020.3032145.
- [10] Junnan Shan, Mihai T. Lazarescu, Jordi Cortadella, Luciano Lavagno, and Mario R. Casu. “Power-Optimal Mapping of CNN Applications to Cloud-Based Multi-FPGA Platforms”. In: *IEEE Transactions on Circuits and Systems II* 67.12 (2020), pp. 3073–3077. DOI: 10.1109/TCSII.2020.2998284.
- [11] Lucas Machado, Antoni Roca, and Jordi Cortadella. “Robustness to Voltage Noise with Ring Oscillator Clocks”. In: *IEEE Transactions on Nanotechnology* 18.1 (Apr. 2019), pp. 374–384. DOI: 10.1109/TNANO.2019.2908946.
- [12] Alberto Moreno and Jordi Cortadella. “State-based encoding of large asynchronous controllers”. In: *IEEE Access* 6 (Sept. 2018), pp. 61503–61518. DOI: 10.1109/ACCESS.2018.2872678.
- [13] Jordi Petit, Salvador Roura, Josep Carmona, Jordi Cortadella, Amalia Duch, Omer Giménez, Anaga Mani, Jan Mas, Enric Rodríguez-Carbonell, Albert Rubio, Javier de San Pedro, and Divya Venkataramani. “Judge.org: Characteristics and Experiences”. In: *IEEE Transactions on Learning Technologies* 11.3 (2017), pp. 321–333. DOI: 10.1109/TLT.2017.2723389.
- [14] Palkesh Jain, Jordi Cortadella, and Sachin S. Sapatnekar. “A Fast and Retargetable Framework for Logic-IP-Internal Electromigration Assessment Comprehending Advanced Waveform Effects”. In: *IEEE Transactions on Very Large Scale Integration (VLSI) Systems* 24.6 (2016), pp. 2345–2358. DOI: 10.1109/TVLSI.2015.2505504.
- [15] Marco Cannizzaro, Salomon Beer, Jordi Cortadella, Ran Ginosar, and Luciano Lavagno. “SafeRazor: Metastability-Robust Adaptive Clocking in Resilient Circuits”. In: *IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications* 62.9 (Sept. 2015), pp. 2238–2247. DOI: 10.1109/TCSI.2014.2365878.
- [16] Jordi Cortadella, Marc Galceran-Oms, Mike Kishinevsky, and Sachin S. Sapatnekar. “RTL synthesis: from logic synthesis to automatic pipelining”. In: *Proceedings of the IEEE* 103.11 (Nov. 2015), pp. 2061–2075. DOI: 10.1109/JPROC.2015.2456189.

- [17] Josep Carmona and Jordi Cortadella. “Process Discovery Algorithms using Numerical Abstract Domains”. In: *IEEE Transactions on Knowledge and Data Engineering* 26.12 (Dec. 2014), pp. 3064–3076. DOI: 10.1109/TKDE.2013.156.
- [18] Jordi Cortadella, Jordi Petit, Sergio Gómez, and Francesc Moll. “A Boolean Rule-Based Approach for Manufacturability-Aware Cell Routing”. In: *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems* 33.3 (Mar. 2014), pp. 409–422. DOI: 10.1109/TCAD.2013.2292514.
- [19] Jordi Cortadella. “Area-Optimal Transistor Folding for 1-D Gridded Cell Design”. In: *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems* 32.11 (Nov. 2013), pp. 1708–1721. DOI: 10.1109/TCAD.2013.2269680.
- [20] Nikita Nikitin, Javier de San Pedro, and Jordi Cortadella. “Architectural Exploration of Large-Scale Hierarchical Chip Multiprocessors”. In: *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems* 32.10 (Oct. 2013), pp. 1569–1582. DOI: 10.1109/TCAD.2013.2272539.
- [21] Ferdinand Peper, Jia Lee, Josep Carmona, Jordi Cortadella, and Kenichi Morita. “Brownian Circuits: Fundamentals”. In: *ACM Journal on Emerging Technologies in Computing Systems* 9.1 (Feb. 2013), 3:1–3:24. DOI: 10.1145/2422094.2422097.
- [22] Josep Carmona, Jorge Júlvez, Jordi Cortadella, and Michael Kishinevsky. “A Scheduling Strategy for Synchronous Elastic Designs”. In: *Fundamenta Informaticae* 108.1-2 (2011), pp. 1–21. DOI: 10.3233/FI-2011-411.
- [23] Marc Galceran-Oms, Alexander Gotmanov, Jordi Cortadella, and Mike Kishinevsky. “Microarchitectural Transformations Using Elasticity”. In: *ACM Journal on Emerging Technologies in Computing Systems* 7.4 (Dec. 2011), 18:1–18:24. DOI: 10.1145/2043643.2043648.
- [24] Josep Carmona, Jordi Cortadella, and Mike Kishinevsky. “New Region-Based Algorithms for Deriving Bounded Petri nets”. In: *IEEE Transactions on Computers* 59.3 (Mar. 2010), pp. 371–384. DOI: 10.1109/TC.2009.131.
- [25] Jorge Júlvez, Jordi Cortadella, and Michael Kishinevsky. “On the Performance Evaluation of Multi-Guarded Marked Graphs with Single-Server Semantics”. In: *Discrete Event Dynamic Systems* 20.3 (Sept. 2010), pp. 377–407. DOI: 10.1007/s10626-009-0079-2.
- [26] David Bañeres, Jordi Cortadella, and Mike Kishinevsky. “A Recursive Paradigm to Solve Boolean Relations”. In: *IEEE Transactions on Computers* 58.4 (Apr. 2009), pp. 512–527. DOI: 10.1109/TC.2008.165.
- [27] Josep Carmona, Jordi Cortadella, Mike Kishinevsky, and Alexander Taubin. “Elastic Circuits”. In: *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems* 28.10 (Oct. 2009), pp. 1437–1455. DOI: 10.1109/TCAD.2009.2030436.
- [28] Jordi Cortadella and Alexander Taubin. “Guest Editorial: Special Section on Asynchronous Circuits and Systems”. In: *IEEE Transactions on Very Large Scale Integration (VLSI) Systems* 17.7 (July 2009), pp. 853–854. DOI: 10.1109/TVLSI.2009.2022864.
- [29] Josep Carmona and Jordi Cortadella. “Encoding Large Asynchronous Controllers with ILP Techniques”. In: *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems* 27.1 (Jan. 2008), pp. 20–33. DOI: 10.1109/TCAD.2007.907238.
- [30] Josep Carmona, Jordi Cortadella, Yousuke Takada, and Ferdinand Peper. “Formal methods for the analysis and synthesis of nanometer-scale cellular arrays”. In: *ACM Journal on Emerging Technologies in Computing Systems* 4.2 (2008). DOI: 10.1145/1350763.1350768.
- [31] Jordi Cortadella, Michael Kishinevsky, Dmitry Bufistov, Josep Carmona, and Jorge Júlvez. “Elasticity and Petri Nets”. In: *Transactions on Petri Nets and Other Models of Concurrency I. Lecture Notes in Computer Science* 5100 (Aug. 2008), pp. 221–249. DOI: 10.1007/978-3-540-89287-8_13.
- [32] Robert Clarisó and Jordi Cortadella. “The Octahedron Abstract Domain”. In: *Science of Computer Programming* 64.1 (Jan. 2007), pp. 115–139. DOI: 10.1016/j.scico.2006.03.009.

- [33] Robert Clarisó and Jordi Cortadella. “Verification of Concurrent Systems with Parametric Delays Using Octahedra”. In: *Fundamenta Informaticae* 78.1 (2007), pp. 1–33.
- [34] Kyller Costa Gorgônio, Jordi Cortadella, Fei Xia, and Alexandre Yakovlev. “Automating Synthesis of Asynchronous Communication Mechanisms”. In: *Fundamenta Informaticae* 78.1 (2007), pp. 75–100.
- [35] Alexander Taubin, Jordi Cortadella, Luciano Lavagno, Alex Kondratyev, and Ad Peeters. “Design Automation of Real Life Asynchronous Devices and Systems”. In: *Foundations and Trends in Electronic Design Automation* 2.1 (2007), pp. 1–133. DOI: 10.1561/10000000006.
- [36] Josep Carmona, José M. Colom, Jordi Cortadella, and Fernando García-Vallés. “Synthesis of Asynchronous Controllers Using Integer Linear Programming”. In: *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems* 25.9 (Sept. 2006), pp. 1637–1651. DOI: 10.1109/TCAD.2005.859516.
- [37] Jordi Cortadella, Alex Kondratyev, Luciano Lavagno, and Christos Sotiriou. “Desynchronization: Synthesis of Asynchronous Circuits from Synchronous Specifications”. In: *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems* 25.10 (Oct. 2006), pp. 1904–1921. DOI: 10.1109/TCAD.2005.860958.
- [38] Jordi Cortadella, Alex Kondratyev, Luciano Lavagno, Claudio Passerone, and Yosinori Watanabe. “Quasi-Static Scheduling of Independent Tasks for Reactive Systems”. In: *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems* 24.10 (Oct. 2005), pp. 1492–1514. DOI: 10.1109/TCAD.2005.852038.
- [39] Jordi Cortadella, Alex Kondratyev, Luciano Lavagno, Alexander Taubin, and Yosinori Watanabe. “Quasi-static Scheduling for Concurrent Architectures”. In: *Fundamenta Informaticae* 62.2 (July 2004), pp. 171–196.
- [40] Jordi Cortadella. “Timing-driven logic bi-decomposition”. In: *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems* 22.6 (June 2003), pp. 675–685. DOI: 10.1109/TCAD.2003.811447.
- [41] Josep Carmona, Jordi Cortadella, and Enric Pastor. “A structural encoding technique for the synthesis of asynchronous circuits”. In: *Fundamenta Informaticae* 50.2 (Mar. 2002), pp. 135–154.
- [42] Jordi Cortadella, Michael Kishinevsky, Steve M. Burns, Alex Kondratyev, Luciano Lavagno, Ken S. Stevens, Alexander Taubin, and Alexandre Yakovlev. “Lazy transition systems and asynchronous circuit synthesis with relative timing assumptions”. In: *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems* 21.2 (Feb. 2002), pp. 109–130. DOI: 10.1109/43.980253.
- [43] Hiroshi Saito, Alex Kondratyev, Jordi Cortadella, Luciano Lavagno, Takashi Nanya, and Alexandre Yakovlev. “Design of asynchronous controllers with delay insensitive interface”. In: *IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences* E85-A.12 (Dec. 2002), pp. 2577–2585.
- [44] Enric Pastor, Jordi Cortadella, and Oriol Roig. “Symbolic Analysis of Bounded Petri Nets”. In: *IEEE Transactions on Computers* 50.5 (May 2001), pp. 432–448. DOI: 10.1109/12.926158.
- [45] Jordi Cortadella, Michael Kishinevsky, Alex Kondratyev, Luciano Lavagno, Enric Pastor, and Alexandre Yakovlev. “Decomposition and Technology Mapping of Speed-Independent Circuits Using Boolean Relations”. In: *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems* 18.9 (Sept. 1999), pp. 1221–1236. DOI: 10.1109/43.784116.
- [46] Alex Kondratyev, Jordi Cortadella, Michael Kishinevsky, Luciano Lavagno, and Alexandre Yakovlev. “Logic Decomposition of Speed-Independent Circuits”. In: *Proceedings of the IEEE* 87.2 (Feb. 1999), pp. 347–362. DOI: 10.1109/5.740027.
- [47] Fermín Sánchez and Jordi Cortadella. “Optimal exploration of the unrolling degree for software pipelining”. In: *Journal of Systems Architecture* 45.6–7 (1999), pp. 505–517.
- [48] Jordi Cortadella, Michael Kishinevsky, Luciano Lavagno, and Alexandre Yakovlev. “Deriving Petri Nets from Finite Transition Systems”. In: *IEEE Transactions on Computers* 47.8 (Aug. 1998), pp. 859–882. DOI: 10.1109/12.707587.

- [49] A. Kondratyev, M. Kishinevsky, A. Taubin, J. Cortadella, and L. Lavagno. “The use of Petri nets for the design and verification of asynchronous circuits and systems”. In: *Journal of Circuits Systems and Computers* 8.1 (1998), pp. 67–118.
- [50] Enric Musoll and Jordi Cortadella. “Register-Transfer Level Transformations for Low-Power Data-Paths”. In: *Integrated Computer-Aided Engineering* 5.4 (1998), pp. 315–332.
- [51] Enric Musoll, Tomás Lang, and Jordi Cortadella. “Working-Zone Encoding for Reducing the Energy in Microprocessor Address Buses”. In: *IEEE Transactions on Very Large Scale Integration (VLSI) Systems* 6.4 (Dec. 1998), pp. 568–572. DOI: 10.1109/92.736129.
- [52] Enric Pastor, Jordi Cortadella, Alex Kondratyev, and Oriol Roig. “Structural Methods for the Synthesis of Speed-Independent Circuits”. In: *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems* 17.11 (Nov. 1998), pp. 1108–1129. DOI: 10.1109/43.736185.
- [53] Fermín Sánchez and Jordi Cortadella. “Reducing Register Pressure in Software Pipelining”. In: *Journal of Information Science and Engineering (special issue on Compiler Techniques for High-Performance Computing)* 14.1 (Mar. 1998), pp. 265–279.
- [54] J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno, and A. Yakovlev. “Petrify: a tool for manipulating concurrent specifications and synthesis of asynchronous controllers”. In: *IEICE Transactions on Information and Systems* E80-D.3 (Mar. 1997), pp. 315–325.
- [55] Jordi Cortadella, Michael Kishinevsky, Alex Kondratyev, Luciano Lavagno, and Alexandre Yakovlev. “A Region-Based Theory for State Assignment in Speed-Independent Circuits”. In: *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems* 16.8 (Aug. 1997), pp. 793–812. DOI: 10.1109/43.644602.
- [56] Tomás Lang, Enric Musoll, and Jordi Cortadella. “Individual Flip-Flops with Gated Clocks for Low-Power Datapaths”. In: *IEEE Transactions on Circuits and Systems II* 44.6 (June 1997), pp. 507–516. DOI: 10.1109/82.592586.
- [57] Jordi Cortadella and Tomás Lang. “High-radix division and square root with speculation”. In: *IEEE Transactions on Computers* 43.8 (Aug. 1994), pp. 919–931. DOI: 10.1109/12.295854.
- [58] Rosa M. Badia and Jordi Cortadella. “GLASS: a graph-theoretic approach for global binding”. In: *Microprocessing and Microprogramming* 38.1–5 (Sept. 1993), pp. 775–782.
- [59] Fermín Sánchez and Jordi Cortadella. “Resource-constrained pipelining based on loop transformations”. In: *Microprocessing and Microprogramming* 38.1–5 (Sept. 1993), pp. 429–436.
- [60] Jordi Cortadella and Teodor Jové. “Comments on ”Using Cache Mechanisms to Exploit non-Refreshing DRAM’s for On-Chip Memories””. In: *IEEE Journal of Solid-State Circuits* 27.1 (Jan. 1992), p. 132. DOI: 10.1109/4.109570.
- [61] Jordi Cortadella and José M. Llabería. “Evaluation of $A + B = K$ conditions without carry propagation”. In: *IEEE Transactions on Computers* 41.11 (Nov. 1992), pp. 1484–1488. DOI: 10.1109/12.177318.
- [62] Jordi Cortadella, Rosa M. Badia, and Eduard Ayguadé. “Scheduling in a Continuous Area-Time Design Space”. In: *Microprocessing and Microprogramming* 32.1–5 (Aug. 1991), pp. 199–206.
- [63] Jordi Cortadella and José M. Llabería. “Making Branches Transparent to the Execution Unit”. In: *International Journal of Mini and Microcomputers* 11.1 (Jan. 1989), pp. 13–17.
- [64] Teodor Jové and Jordi Cortadella. “Reduced Instruction Buffer for RISC Architectures”. In: *Microprocessing and Microprogramming* 27.1–5 (Aug. 1989), pp. 1987–1993.
- [65] Jordi Cortadella, Antonio González, and José M. Llabería. “RISC: un nuevo enfoque en el diseño de procesadores”. In: *Mundo electrónico* 180 (Jan. 1988), pp. 49–57.
- [66] Jordi Cortadella and Teodor Jové. “Designing a Branch Target Buffer for Executing Branches with Zero Time Cost in a RISC Processor”. In: *Microprocessing and Microprogramming* 24.1–5 (Aug. 1988), pp. 573–580.

- [67] Jordi Cortadella and Teodor Jové. “Dynamic RAM for On-Chip Instruction Caches”. In: *Computer Architecture News* 16.4 (Sept. 1988), pp. 45–50.
- [68] Antonio González, José M. Llabería, and Jordi Cortadella. “A Mechanism for reducing the cost of branches in RISC architectures”. In: *Microprocessing and Microprogramming* 24.1–5 (Aug. 1988), pp. 565–572.

10.3 Conferences

- [1] Viktor Teren, Jordi Cortadella, and Tiziano Villa. “Seto: a framework for the decomposition of Petri nets and transition systems”. In: *26th Euromicro Conference on Digital System Design (DSD)*. Sept. 2023, pp. 669–677. DOI: 10.1109/DSD60849.2023.00096.
- [2] Jiahui Xu, Emmet Murphy, Jordi Cortadella, and Lana Josipović. “Eliminating Excessive Dynamism of Dataflow Circuits Using Model Checking”. In: *ACM/SIGDA International Symposium on Field-Programmable Gate Arrays*. Feb. 2023, pp. 27–37. DOI: 10.1145/3543622.3573196.
- [3] Viktor Teren, Jordi Cortadella, and Tiziano Villa. “Decomposition of transition systems into sets of synchronizing Free-choice Petri nets”. In: *25th Euromicro Conference on Digital System Design (DSD)*. Sept. 2022, pp. 165–173. DOI: 10.1109/DSD57027.2022.00031.
- [4] Viktor Teren, Jordi Cortadella, and Tiziano Villa. “Decomposition of transition systems into sets of synchronizing state machines”. In: *24th Euromicro Conference on Digital System Design (DSD)*. Sept. 2021, pp. 77–81. DOI: 10.1109/DSD53832.2021.00021.
- [5] Anna Bernasconi, Valentina Ciriani, Jordi Cortadella, and Tiziano Villa. “Computing the full quotient in bi-decomposition by approximation”. In: *Proc. Design, Automation and Test in Europe (DATE)*. Mar. 2020, pp. 580–585. DOI: 10.23919/DATE48585.2020.9116249.
- [6] Maicon Cardoso, Andrei Bubolz, Jordi Cortadella, Leomar Rosa, and Felipe Marques. “Transistor Placement for Automatic Cell Synthesis through Boolean Satisfiability”. In: *Proc. International Symposium on Circuits and Systems*. Oct. 2020, pp. 1–5. DOI: 10.1109/ISCAS45731.2020.9181137.
- [7] Lana Josipović, Shabnam Sheikh, Andrea Guerrieri, Paolo Ienne, and Jordi Cortadella. “Buffer Placement and Sizing for High-Performance Dataflow Circuits”. In: *ACM/SIGDA International Symposium on Field-Programmable Gate Arrays*. **Best paper award**. Feb. 2020, pp. 186–196. DOI: 10.1145/3373087.3375314.
- [8] Alberto Moreno, Danil Sokolov, and Jordi Cortadella. “Synthesis from Waveform Transition Graphs”. In: *Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems*. May 2019, pp. 60–67.
- [9] Philipp Paulweber, Jürgen Maier, and Jordi Cortadella. “Unified (A)Synchronous Circuit Development”. In: *Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems*. May 2019.
- [10] Junnan Shan, Mario R. Casu, Jordi Cortadella, Luciano Lavagno, and Mihai T. Lazarescu. “Exact and Heuristic Allocation of Multi-kernel Applications to Multi-FPGA Platforms”. In: *Proc. ACM/IEEE Design Automation Conference*. June 2019, 3:1–3:6. DOI: 10.1145/3316781.3317821.
- [11] Alex Vidal-Obiols, Jordi Cortadella, Jordi Petit, Marc Galceran-Oms, and Ferran Martorell. “RTL-Aware Dataflow-Driven Macro Placement”. In: *Proc. Design, Automation and Test in Europe (DATE)*. 2019.
- [12] Lucas Machado and Jordi Cortadella. “Support-Reducing Functional Decomposition for FPGA Technology Mapping”. In: *Proc. International Workshop on Logic Synthesis*. June 2018.
- [13] Alberto Moreno and Jordi Cortadella. “State Encoding of Asynchronous Controllers using Pseudo-Boolean Optimization”. In: *Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems*. May 2018, pp. 9–16.
- [14] Jordi Cortadella, Alberto Moreno, Danil Sokolov, Alex Yakovlev, and David Lloyd. “Waveform Transition Graphs: a designer-friendly formalism for asynchronous behaviours”. In: *Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems*. May 2017, pp. 73–74.

- [15] Jordi Cortadella and Jordi Petit. “A Hierarchical Mathematical Model for Automatic Pipelining and Allocation using Elastic Systems”. In: *51st Asilomar Conference on Signals, Systems & Computers*. Oct. 2017, pp. 115–120.
- [16] Lucas Machado and Jordi Cortadella. “Boolean Decomposition for AIG Optimization”. In: *Proc. of the Great Lakes Symposium on VLSI*. May 2017, pp. 143–148.
- [17] Lucas Machado, Jordi Cortadella, and Antoni Roca. “Increasing the Robustness of Digital Circuits with Ring Oscillator Clocks”. In: *2nd International Workshop on Resiliency in Embedded Electronic Systems (REES)*. Mar. 2017.
- [18] Lucas Machado, Antoni Roca, and Jordi Cortadella. “Voltage Noise Analysis with Ring Oscillator Clocks”. In: *Proc. IEEE Computer Society Annual Symposium on VLSI*. July 2017, pp. 86–95.
- [19] Andrey Mokhov, Jordi Cortadella, and Alessandro de Gennaro. “Process Windows”. In: *Int. Conf. on Application of Concurrency to System Design*. June 2017, pp. 86–95.
- [20] Alberto Moreno and Jordi Cortadella. “Synthesis of All-Digital Delay Lines”. In: *Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems*. May 2017, pp. 75–82.
- [21] Alex Vidal-Obiols, Jordi Cortadella, and Jordi Petit. “Under-the-Cell Routing to Improve Manufacturability”. In: *Proc. of the Great Lakes Symposium on VLSI*. May 2017, pp. 125–130.
- [22] Jordi Cortadella, Marc Lupon, Alberto Moreno, Antoni Roca, and Sachin S. Sapatnekar. “Ring Oscillator Clocks and Margins”. In: *Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems*. **Best paper award**. May 2016, pp. 19–26.
- [23] Javier de San Pedro, Thomas Bourgeat, and Jordi Cortadella. “Specification mining of asynchronous controllers”. In: *Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems*. May 2016, pp. 107–114.
- [24] Javier de San Pedro and Jordi Cortadella. “Discovering Duplicate Tasks in Transition Systems for the Simplification of Process Models”. In: *Proc. 14th Int. Conf. Business Process Management*. Vol. 9850. Lecture Notes in Computer Science. Springer-Verlag, 2016, pp. 108–124. DOI: 10.1007/978-3-319-45348-4_7.
- [25] Javier de San Pedro and Jordi Cortadella. “Mining Structured Petri Nets for the Visualization of Process Behavior”. In: *31st ACM Symposium on Applied Computing*. Apr. 2016, pp. 839–846.
- [26] Jordi Cortadella, Luciano Lavagno, Pedro López, Marc Lupon, Alberto Moreno, Antoni Roca, and Sachin S. Sapatnekar. “Reactive Clocks with Variability-Tracking Jitter”. In: *Proc. International Conf. Computer Design (ICCD)*. Oct. 2015, pp. 540–547.
- [27] Palkesh Jain, Sachin S. Sapatnekar, and Jordi Cortadella. “A Retargetable and Accurate Methodology for Logic-IP-internal Electromigration Assessment”. In: *Proc. of Asia and South Pacific Design Automation Conference*. Jan. 2015, pp. 346–351.
- [28] Javier de San Pedro, Josep Carmona, and Jordi Cortadella. “Log-Based Simplification of Process Models”. In: *Proc. 13th Int. Conf. Business Process Management*. Vol. 9253. Lecture Notes in Computer Science. Springer-Verlag, Sept. 2015, pp. 457–474. DOI: 10.1007/978-3-319-23063-4_30.
- [29] Salomon Beer, Marco Cannizzaro, Jordi Cortadella, Ran Ginosar, and Luciano Lavagno. “Metastability in Better-Than-Worst-Case Designs”. In: *Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems*. May 2014, pp. 101–102.
- [30] Giorgos Dimitrakopoulos, Ioannis Seitanidis, Anastasios Psarras, Kostas M. Tsiouris, Pavlos M. Mattheakis, and Jordi Cortadella. “Hardware primitives for the synthesis of multithreaded elastic systems”. In: *Proc. Design, Automation and Test in Europe (DATE)*. Mar. 2014, pp. 1–4.
- [31] Javier de San Pedro, Jordi Cortadella, and Antoni Roca. “A Hierarchical Approach for Generating Regular Floorplans”. In: *Proc. International Conf. Computer-Aided Design (ICCAD)*. Nov. 2014, pp. 655–662.
- [32] Jordi Cortadella, Javier de San Pedro, Nikita Nikitin, and Jordi Petit. “Physical-aware system-level design for tiled hierarchical chip multiprocessors”. In: *Proc. International Symposium on Physical Design*. Mar. 2013, pp. 3–10.

- [33] Javier de San Pedro, Nikita Nikitin, Jordi Cortadella, and Jordi Petit. “Physical planning for the architectural exploration of large-scale chip multiprocessors”. In: *Proc. of the IEEE/ACM International Symp. on Networks-on-Chip (NoCS)*. Apr. 2013, pp. 1–2.
- [34] Nikita Nikitin and Jordi Cortadella. “Static Task Mapping for Tiled Chip Multiprocessors with Multiple Voltage Islands”. In: *25th Int. Conf. on Architecture of Computing Systems (ARCS)*. Feb. 2012, pp. 50–62.
- [35] Nikita Nikitin, Javier de San Pedro, Josep Carmona, and Jordi Cortadella. “Analytical Performance Modeling of Hierarchical Interconnect Fabrics”. In: *Proc. of the IEEE/ACM International Symp. on Networks-on-Chip (NoCS)*. May 2012, pp. 107–114.
- [36] Javier de San Pedro, Josep Carmona, Jordi Cortadella, and Jordi Petit. “Integrating Formal Verification in an Online Judge for e-Learning Logic Circuit Design”. In: *Proc. ACM Technical Symp. on Computer Science Education (SIGCSE)*. Feb. 2012, pp. 451–456.
- [37] Jordi Pérez-Puigdemont, Francesc Moll, and Jordi Cortadella. “Measuring the tolerance of self-adaptive clocks to supply voltage noise”. In: *26th Conf. on Design of Circuits and Integrated Systems (DCIS)*. Nov. 2011, pp. 399–404.
- [38] Josep Carmona and Jordi Cortadella. “Process Mining meets Abstract Interpretation”. In: *Proc. European Conference on Machine Learning and Principles and Practice of Knowledge Discovery in Databases (ECML PKDD)*. Vol. 6321. Lecture Notes in Artificial Intelligence. Springer-Verlag, Sept. 2010, pp. 184–199.
- [39] Jordi Cortadella, Marc Galceran-Oms, and Mike Kishinevsky. “Elastic Systems”. In: *Proc. 8th ACM/IEEE Int. Conf. on Formal Methods and Models for Codesign (MEMOCODE 2010)*. July 2010, pp. 149–158.
- [40] Jordi Cortadella, Luciano Lavagno, Djavad Amiri, Jonàs Casanova, Carlos Macián, Ferran Martorell, Juan A. Moya, Luca Necchi, Danil Sokolov, and Emre Tuncer. “Narrowing the Margins with Elastic Clocks”. In: *Proc. IEEE Int. Conf. on Integrated Circuit Design and Technology (ICICDT)*. June 2010, pp. 146–150.
- [41] Marc Galceran-Oms, Jordi Cortadella, and Mike Kishinevsky. “Symbolic performance analysis of elastic systems”. In: *Proc. International Conf. Computer-Aided Design (ICCAD)*. Nov. 2010, pp. 778–785.
- [42] Marc Galceran-Oms, Jordi Cortadella, Mike Kishinevsky, and Dmitry Bufistov. “Automatic Microarchitectural Pipelining”. In: *Proc. Design, Automation and Test in Europe (DATE)*. Apr. 2010, pp. 961–964.
- [43] Nikita Nikitin, S. Chatterjee, Jordi Cortadella, Mike Kishinevsky, and Umit Ogras. “Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing”. In: *Proc. 4th ACM/IEEE Int. Symp. on Networks-on-Chip (NOCS)*. May 2010, pp. 125–134.
- [44] David Bañeres, Jordi Cortadella, and Mike Kishinevsky. “Timing-driven N-way decomposition”. In: *Proc. of the Great Lakes Symposium on VLSI*. May 2009, pp. 363–368.
- [45] David Bañeres, Jordi Cortadella, and Mike Kishinevsky. “Variable-Latency Design by Function Speculation”. In: *Proc. Design, Automation and Test in Europe (DATE)*. Mar. 2009, pp. 1704–1709.
- [46] Dmitry Bufistov, Jordi Cortadella, Marc Galceran-Oms, Jorge Júlvez, and Mike Kishinevsky. “Retiming and Recycling for Elastic Systems with Early Evaluation”. In: *Proc. ACM/IEEE Design Automation Conference*. July 2009, pp. 288–291.
- [47] Josep Carmona, Jordi Cortadella, and Mike Kishinevsky. “Divide-and-Conquer Strategies for Process Mining”. In: *Proc. 7th Int. Conf. Business Process Management*. Vol. 5701. Lecture Notes in Computer Science. Springer-Verlag, Sept. 2009, pp. 327–343. DOI: 10.1007/978-3-642-03848-8_22.
- [48] Josep Carmona, Jorge Júlvez, Jordi Cortadella, and Mike Kishinevsky. “Scheduling synchronous elastic designs”. In: *Int. Conf. on Application of Concurrency to System Design*. **Best paper award**. June 2009.
- [49] Jonàs Casanova and Jordi Cortadella. “Multi-Level Clustering for Clock Skew Optimization”. In: *Proc. International Conf. Computer-Aided Design (ICCAD)*. Nov. 2009, pp. 547–554.
- [50] Marc Galceran-Oms, Jordi Cortadella, and Mike Kishinevsky. “Speculation in Elastic Systems”. In: *Proc. ACM/IEEE Design Automation Conference*. July 2009, pp. 292–295.

- [51] Marc Galceran-Oms, Jordi Cortadella, Mike Kishinevsky, and Dmitry Bufistov. “Automatic Microarchitectural Pipelining”. In: *Proc. International Workshop on Logic Synthesis*. June 2009, pp. 214–221.
- [52] Nikita Nikitin and Jordi Cortadella. “A Performance Analytical Model for Network-on-Chip with Constant Service Time Routers”. In: *Proc. International Conf. Computer-Aided Design (ICCAD)*. Nov. 2009, pp. 571–578.
- [53] Emre Tuncer, Jordi Cortadella, and Luciano Lavagno. “Enabling adaptability through elastic clocks”. In: *Proc. ACM/IEEE Design Automation Conference*. July 2009, pp. 8–10.
- [54] Dmitry Bufistov, Jorge Júlvez, and Jordi Cortadella. “Performance Optimization of Elastic Systems using Buffer Resizing and Buffer Insertion”. In: *Proc. International Conf. Computer-Aided Design (ICCAD)*. Nov. 2008, pp. 442–448.
- [55] Josep Carmona, Jordi Cortadella, and Mike Kishinevsky. “A Region-Based Algorithm for Discovering Petri Nets from Event Logs”. In: *Proc. 6th Int. Conf. on Business Process Management (BPM)*. Vol. 5240. Lecture Notes in Computer Science. Springer-Verlag, Sept. 2008, pp. 358–373.
- [56] Josep Carmona, Jordi Cortadella, Mike Kishinevsky, Alex Kondratyev, Luciano Lavagno, and Alex Yakovlev. “A Symbolic Algorithm for the Synthesis of Bounded Petri Nets”. In: *Applications and Theory of Petri Nets and Other Models of Concurrency (ICATPN)*. Vol. 5062. Lecture Notes in Computer Science. Springer-Verlag, June 2008, pp. 92–111. DOI: 10.1007/978-3-540-68746-7_10.
- [57] Kyller Gorgônio and Jordi Cortadella. “Hardware Synthesis for Asynchronous Communications Mechanisms”. In: *Int. Conf. of the Chilean Computer Science Society (SCCC)*. Nov. 2008, pp. 135–143.
- [58] Timothy Kam, Mike Kishinevsky, Jordi Cortadella, and Marc Galceran-Oms. “Correct-by-Construction Microarchitectural Pipelining”. In: *Proc. International Conf. Computer-Aided Design (ICCAD)*. Nov. 2008, pp. 434–441.
- [59] Andrey Ziyatdinov, David Bañeres, and Jordi Cortadella. “Multi-Clustering Net Model for Placement Algorithms”. In: *Proc. 16th IFIP/IEEE Int. Conf. on Very Large Scale Integration*. Oct. 2008.
- [60] David Bañeres, Jordi Cortadella, and Mike Kishinevsky. “Layout-Aware Gate Duplication and Buffer Insertion”. In: *Proc. Design, Automation and Test in Europe (DATE)*. Apr. 2007, pp. 1367–1372.
- [61] Dmitry Bufistov, Jordi Cortadella, Mike Kishinevsky, and Sachin S. Sapatnekar. “A general model for performance optimization of sequential systems”. In: *Proc. International Conf. Computer-Aided Design (ICCAD)*. Nov. 2007, pp. 362–369.
- [62] Jordi Cortadella and Mike Kishinevsky. “Synchronous Elastic Circuits with Early Evaluation and Token Counterflow”. In: *Proc. ACM/IEEE Design Automation Conference*. June 2007, pp. 416–419.
- [63] Kyller Gorgônio, Jordi Cortadella, and Fei Xia. “A Compositional Method for the Synthesis of Asynchronous Communication Mechanisms”. In: *Applications and Theory of Petri Nets and Other Models of Concurrency (ICATPN)*. Vol. 4546. Lecture Notes in Computer Science. Springer-Verlag, June 2007, pp. 144–163.
- [64] David Bañeres, Jordi Cortadella, and Mike Kishinevsky. “Dominador-based partitioning for delay optimization”. In: *Proc. of the Great Lakes Symposium on VLSI*. Apr. 2006, pp. 67–72.
- [65] Josep Carmona and Jordi Cortadella. “State Encoding of Large Asynchronous Controllers”. In: *Proc. ACM/IEEE Design Automation Conference*. July 2006, pp. 939–944.
- [66] Josep Carmona, Jordi Cortadella, Yousuke Takada, and Ferdinand Peper. “From molecular interactions to gates: a systematic approach”. In: *Proc. International Conf. Computer-Aided Design (ICCAD)*. Nov. 2006.
- [67] Jordi Cortadella, Mike Kishinevsky, and Bill Grundmann. “Specification and design of synchronous elastic circuits”. In: *Proc. International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU)*. Feb. 2006, pp. 16–21.
- [68] Jordi Cortadella, Mike Kishinevsky, and Bill Grundmann. “Synthesis of Synchronous Elastic Architectures”. In: *Proc. ACM/IEEE Design Automation Conference*. July 2006, pp. 657–662.

- [69] Jorge Júlvez, Jordi Cortadella, and Mike Kishinevsky. “Performance analysis of concurrent systems with early evaluation”. In: *Proc. International Conf. Computer-Aided Design (ICCAD)*. Nov. 2006.
- [70] Sava Krstić, Jordi Cortadella, Mike Kishinevsky, and John O’Leary. “Synchronous Elastic Networks”. In: *International Conference on Formal Methods in Computer-Aided Design (FMCAD)*. Nov. 2006.
- [71] Sava Krstić, Jordi Cortadella, Mike Kishinevsky, and John O’Leary. “Synchronous Elastic Networks”. In: *Sixth International Workshop on Designing Correct Circuits (DCC)*. Ed. by Mary Sheeran and Tom Melham. ETAPS 2006, Mar. 2006.
- [72] Robert Clarisó and Jordi Cortadella. “Verification of Concurrent Systems with Parametric Delays Using Octahedra”. In: *Int. Conf. on Application of Concurrency to System Design*. June 2005, pp. 122–131.
- [73] Robert Clarisó, Enric Rodríguez-Carbonell, and Jordi Cortadella. “Derivation of Non-structural Invariants of Petri Nets Using Abstract Interpretation”. In: *Application and Theory of Petri Nets 2004*. Vol. 3536. Lecture Notes in Computer Science. Springer-Verlag, June 2005, pp. 188–207.
- [74] Jordi Cortadella, Kyller Gorgônio, Fei Xia, and Alex Yakovlev. “Automatic Synthesis of Asynchronous Communication Mechanisms”. In: *Int. Conf. on Application of Concurrency to System Design*. June 2005, pp. 166–175.
- [75] Enric Rodríguez-Carbonell and Jordi Cortadella. *Inference of Numerical Relations from Digital Circuits*. Extended abstract of the presentation at the First International Workshop on Numerical & Symbolic Abstract Domains (NSAD). Paris, Jan. 2005.
- [76] D. Bañeres, Jordi Cortadella, and Mike Kishinevsky. “A Recursive Paradigm to Solve Boolean Relations”. In: *Proc. ACM/IEEE Design Automation Conference*. **Best paper award**. June 2004, pp. 416–421.
- [77] Ivan Blunno, Jordi Cortadella, Alex Kondratyev, Luciano Lavagno, Kelvin Lwin, and Christos P. Sotiriou. “Handshake protocols for de-synchronization”. In: *Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems*. **Best paper award**. Apr. 2004, pp. 149–158.
- [78] Robert Clarisó and Jordi Cortadella. “The Octahedron Abstract Domain”. In: *11th Static Analysis Symposium (SAS)*. Vol. 3148. Lecture Notes in Computer Science. Springer-Verlag, Aug. 2004, pp. 312–327.
- [79] Robert Clarisó and Jordi Cortadella. “Verification of Timed Circuits with Symbolic Delays”. In: *Proc. of Asia and South Pacific Design Automation Conference*. Jan. 2004, pp. 628–633.
- [80] Jordi Cortadella, Alex Kondratyev, Luciano Lavagno, Kelvin Lwin, and Christos P. Sotiriou. “From Synchronous to Asynchronous: An Automatic Approach”. In: *Proc. Design, Automation and Test in Europe (DATE)*. Vol. 2. Feb. 2004, pp. 1368–1369.
- [81] Jordi Cortadella, Alex Kondratyev, Luciano Lavagno, and Christos P. Sotiriou. “Coping with the variability of combinational logic delays”. In: *Proc. International Conf. Computer Design (ICCD)*. Oct. 2004, pp. 505–508.
- [82] Nilesh Modi and Jordi Cortadella. “Boolean decomposition using two-literal divisors”. In: *Proc. International Conference on VLSI Design*. Jan. 2004.
- [83] Josep Carmona and Jordi Cortadella. “ILP models for the synthesis of asynchronous control circuits”. In: *Proc. International Conf. Computer-Aided Design (ICCAD)*. Nov. 2003, pp. 818–825.
- [84] Robert Clarisó and Jordi Cortadella. “Verification of Timed Circuits with Symbolic Delays”. In: *Proc. International Workshop on Logic Synthesis*. May 2003, pp. 310–317.
- [85] Jordi Cortadella, Alex Kondratyev, Luciano Lavagno, and Christos P. Sotiriou. “A concurrent model for de-synchronization”. In: *Proc. International Workshop on Logic Synthesis*. May 2003, pp. 294–301.
- [86] Jordi Cortadella, Alex Kondratyev, Luciano Lavagno, and Yosinori Watanabe. “Quasi-static scheduling for concurrent architectures”. In: *Int. Conf. on Application of Concurrency to System Design*. June 2003, pp. 29–40.
- [87] Josep Carmona and Jordi Cortadella. “Input/Output Compatibility of Reactive Systems”. In: *International Conference on Formal Methods in Computer-Aided Design (FMCAD)*. Ed. by M. Aagaard and J.W. O’Leary. Vol. 2517. Lecture Notes in Computer Science. Springer-Verlag, Nov. 2002, pp. 360–377.

- [88] Robert Clarisó, Jordi Cortadella, Alex Kondratyev, Luciano Lavagno, Claudio Passerone, and Yosinori Watanabe. “Synthesis of Embedded Software for reactive Systems”. In: *Int. Workshop on Integration of Specification Techniques for Applications in Engineering (Satellite event of ETAPS 2002)*. Apr. 2002, pp. 2–20.
- [89] Jordi Cortadella. “Bi-decomposition and tree-height reduction for timing optimization”. In: *Proc. International Workshop on Logic Synthesis*. June 2002.
- [90] Jordi Cortadella, Alex Kondratyev, Luciano Lavagno, Claudio Passerone, and Yosinori Watanabe. “Quasi-static scheduling of independent tasks for reactive systems”. In: *Application and Theory of Petri Nets 2002*. Vol. 2360. Lecture Notes in Computer Science. Springer-Verlag, June 2002, pp. 80–99.
- [91] Marco A. Peña, Jordi Cortadella, Enric Pastor, and A. Smirnov. “A Case Study for the Verification of Complex Timed Circuits: IPCMOS”. In: *Proc. Design, Automation and Test in Europe (DATE)*. Mar. 2002, pp. 44–51.
- [92] Josep Carmona, Jordi Cortadella, and Enric Pastor. “A structural encoding technique for the synthesis of asynchronous circuits”. In: *Int. Conf. on Application of Concurrency to System Design*. June 2001, pp. 157–166.
- [93] G. Cornetta and Jordi Cortadella. “Asynchronous Multipliers with Variable-Delay Counters”. In: *8th IEEE Int. Conf. on Electronics, Circuits and Systems (ICECS)*. Vol. II. Sept. 2001, pp. 701–705.
- [94] Gianluca Cornetta and Jordi Cortadella. “A Multi-Radix Approach to Asynchronous Division”. In: *Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems*. Mar. 2001, pp. 25–34.
- [95] Jordi Cortadella, Michael Kishinevsky, Alex Kondratyev, Luciano Lavagno, and Alexandre Yakovlev. “Hardware and Petri nets: Application to asynchronous circuit design”. In: *Application and Theory of Petri Nets 2000*. Vol. 1825. Lecture Notes in Computer Science. Springer-Verlag, June 2000, pp. 1–15.
- [96] Jordi Cortadella, Alex Kondratyev, Luciano Lavagno, Marc Massot, Sandra Moral, Claudio Passerone, Yosinori Watanabe, and Alberto Sangiovanni-Vincentelli. “Task generation and compile-time scheduling for mixed data-control embedded software”. In: *Proc. ACM/IEEE Design Automation Conference*. June 2000, pp. 489–494.
- [97] Jordi Cortadella and Gabriel Valiente. “A relational view of subgraph isomorphism”. In: *Proc. International Seminar on Relational Methods in Computer Science*. Jan. 2000, pp. 45–54.
- [98] Marco A. Peña, Jordi Cortadella, Alex Kondratyev, and Enric Pastor. “Formal verification of safety properties in timed circuits”. In: *Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems*. Apr. 2000, pp. 2–11.
- [99] Gianluca Cornetta and Jordi Cortadella. “A Radix-16 SRT Division Unit with Speculation of Quotient Digits”. In: *Proc. of the Great Lakes Symposium on VLSI*. Mar. 1999, pp. 74–77.
- [100] Jordi Cortadella, Michael Kishinevsky, Steven M. Burns, and Ken Stevens. “Synthesis of asynchronous control circuits with automatically generated timing assumptions”. In: *Proc. International Conf. Computer-Aided Design (ICCAD)*. Nov. 1999, pp. 324–331.
- [101] Alex Kondratyev, Jordi Cortadella, Michael Kishinevsky, Luciano Lavagno, and Alexander Yakovlev. “Automatic synthesis and optimization of partially specified asynchronous systems”. In: *Proc. ACM/IEEE Design Automation Conference*. June 1999, pp. 110–115.
- [102] Enric Pastor, Jordi Cortadella, and Marco A. Peña. “Structural Methods to Improve the Symbolic Analysis of Petri Nets”. In: *Application and Theory of Petri Nets 1999*. Vol. 1639. Lecture Notes in Computer Science. Springer-Verlag, June 1999, pp. 26–45.
- [103] Hiroshi Saito, Alex Kondratyev, Jordi Cortadella, Luciano Lavagno, and Alexander Yakovlev. “Bridging modularity and optimality: delay-insensitive interfacing in asynchronous circuits synthesis”. In: *Proc. IEEE International Conference on Systems, Man and Cybernetics (SMC)*. Vol. 3. Oct. 1999, pp. 899–904.
- [104] Hiroshi Saito, Alex Kondratyev, Jordi Cortadella, Luciano Lavagno, and Alexander Yakovlev. “What is the cost of Delay Insensitivity?” In: *Proc. International Conf. Computer-Aided Design (ICCAD)*. Nov. 1999, pp. 316–323.

- [105] Hiroshi Saito, Alex Kondratyev, Jordi Cortadella, Luciano Lavagno, and Alexander Yakovlev. “What is the cost of Delay Insensitivity?” In: *Proc. of the Workshop Hardware Design and Petri Nets (within the International Conference on Application and Theory of Petri Nets)*. June 1999, pp. 169–189.
- [106] Ken Stevens, Shai Rotem, Steven M. Burns, Jordi Cortadella, Ran Ginosar, Michael Kishinevsky, and Marly Roncken. “CAD Directions for High Performance Asynchronous Circuits”. In: *Proc. ACM/IEEE Design Automation Conference*. June 1999, pp. 116–121.
- [107] A. Taubin, Alex Kondratyev, Jordi Cortadella, and Luciano Lavagno. “Behavioral transformations to increase the Noise Immunity of Asynchronous Specifications”. In: *Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems*. Apr. 1999, pp. 36–47.
- [108] A. Taubin, Alex Kondratyev, Jordi Cortadella, and Luciano Lavagno. “Crosstalk Noise Avoidance in Asynchronous Circuits”. In: *Proc. International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU)*. Mar. 1999, pp. 123–128.
- [109] Jordi Cortadella. “Combining structural and symbolic methods for the verification of concurrent systems”. In: *Int. Conf. on Application of Concurrency to System Design*. Mar. 1998, pp. 2–7.
- [110] Jordi Cortadella, Michael Kishinevsky, Alex Kondratyev, Luciano Lavagno, and Alexandre Yakovlev. “Automatic handshake expansion and reshuffling using concurrency reduction”. In: *Proc. of the Workshop Hardware Design and Petri Nets (within the International Conference on Application and Theory of Petri Nets)*. June 1998, pp. 86–110.
- [111] Jordi Cortadella, Mike Kishinevsky, Alex Kondratyev, Luciano Lavagno, A. Taubin, and Alex Yakovlev. “Lazy transition systems: application to timing optimization of asynchronous circuits”. In: *Proc. International Conf. Computer-Aided Design (ICCAD)*. Nov. 1998, pp. 324–331.
- [112] Mike Kishinevsky, Jordi Cortadella, and Alex Kondratyev. “Asynchronous Interface Specification, Analysis and Synthesis”. In: *Proc. ACM/IEEE Design Automation Conference*. June 1998, pp. 2–7.
- [113] Alex Kondratyev, Jordi Cortadella, Mike Kishinevsky, Luciano Lavagno, A. Taubin, and Alex Yakovlev. “Identifying State Coding Conflicts in Asynchronous System Specifications Using Petri Net Unfoldings”. In: *Int. Conf. on Application of Concurrency to System Design*. Mar. 1998, pp. 152–163.
- [114] Tomás Lang, Enric Musoll, and Jordi Cortadella. “Extension of the Working-Zone-Encoding Method to reduce also the Energy on the Microprocessor Data Bus”. In: *Proc. International Conf. Computer Design (ICCD)*. Oct. 1998, pp. 414–419.
- [115] Enric Musoll, Tomás Lang, and Jordi Cortadella. “Reducing the energy of address and data buses with the working-zone encoding technique and its effect on multimedia applications”. In: *Proc. of the Power Driven Microarchitecture Workshop*. June 1998, pp. 3–8.
- [116] Enric Pastor and Jordi Cortadella. “Efficient Encoding Schemes for Symbolic Analysis of Petri Nets”. In: *Proc. Design, Automation and Test in Europe (DATE)*. Mar. 1998, pp. 790–795.
- [117] Enric Pastor and Jordi Cortadella. “Structural Methods Applied to the Symbolic Analysis of Petri nets”. In: *Proc. International Workshop on Logic Synthesis*. June 1998.
- [118] Jordi Cortadella, Michael Kishinevsky, Alex Kondratyev, Luciano Lavagno, Enric Pastor, and Alexandre Yakovlev. “Decomposition and technology mapping of speed-independent circuits using Boolean relations”. In: *Proc. International Conf. Computer-Aided Design (ICCAD)*. Nov. 1997.
- [119] Jordi Cortadella, Michael Kishinevsky, Alex Kondratyev, Luciano Lavagno, and Alex Yakovlev. “Technology mapping of speed-independent circuits based on combinational decomposition and resynthesis”. In: *Proc. European Design and Test Conference*. 1997, pp. 98–105.
- [120] Jordi Cortadella, Luciano Lavagno, and Ellen Sentovich. “Logic Synthesis Techniques for Embedded Control Code Optimization”. In: *Proc. International Workshop on Logic Synthesis*. June 1997.

- [121] Michael Kishinevsky, Jordi Cortadella, Alex Kondratyev, Luciano Lavagno, Alexander Taubin, and Alex Yakovlev. “Coupling asynchrony and interrupts: Place Chart Nets and their Synthesis”. In: *Application and Theory of Petri Nets 1997*. Ed. by Pierre Azéma and Gianfranco Balbo. Vol. 1248. Lecture Notes in Computer Science. Toulouse, France: Springer-Verlag, June 1997, pp. 328–347.
- [122] Alex Kondratyev, Michael Kishinevsky, Jordi Cortadella, Luciano Lavagno, and Alex Yakovlev. “Technology Mapping for speed-independent Circuits: decomposition and resynthesis”. In: *Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems*. IEEE Computer Society Press, Apr. 1997, pp. 240–253.
- [123] Luciano Lavagno, Jordi Cortadella, and Alberto Sangiovanni-Vincentelli. “Embedded Code Optimization via Common Control Structure Detection”. In: *International Workshop on Hardware/Software Co-Design (Codes/CASHE)*. Mar. 1997.
- [124] Enric Musoll, Tomás Lang, and Jordi Cortadella. “Exploiting the locality of memory references to reduce the address bus energy”. In: *International Symposium on Low Power Electronics and Design*. Aug. 1997, pp. 202–207.
- [125] Oriol Roig, Jordi Cortadella, Marco A. Peña, and Enric Pastor. “Automatic generation of synchronous test patterns for asynchronous circuits”. In: *Proc. ACM/IEEE Design Automation Conference*. June 1997, pp. 620–625.
- [126] Alex Semenov, Alexandre Yakovlev, Enric Pastor, Marco A. Peña, and Jordi Cortadella. “Synthesis of Speed-Independent Circuits from STG-unfolding Segment”. In: *Proc. ACM/IEEE Design Automation Conference*. June 1997, pp. 16–21.
- [127] Alex Semenov, Alexandre Yakovlev, Enric Pastor, Marco A. Peña, Jordi Cortadella, and Luciano Lavagno. “Partial order based approach to synthesis of speed-independent circuits”. In: *Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems*. IEEE Computer Society Press, Apr. 1997, pp. 254–265.
- [128] Jordi Cortadella, Rosa M. Badia, and Fermín Sánchez. “A mathematical formulation of the loop pipelining problem”. In: *XI Conference on Design of Integrated Circuits and Systems*. Barcelona, Nov. 1996, pp. 355–360.
- [129] Jordi Cortadella, Michael Kishinevsky, Alex Kondratyev, Luciano Lavagno, and Alex Yakovlev. “Methodology and Tools for State Encoding in Asynchronous Circuit Synthesis”. In: *Proc. ACM/IEEE Design Automation Conference*. 1996.
- [130] Jordi Cortadella, Michael Kishinevsky, Alex Kondratyev, Luciano Lavagno, and Alexandre Yakovlev. “Petrify: a tool for manipulating concurrent specifications and synthesis of asynchronous controllers”. In: *XI Conference on Design of Integrated Circuits and Systems*. Barcelona, Nov. 1996, pp. 205–210.
- [131] Jordi Cortadella, Mike Kishinevsky, Alex Kondratyev, Luciano Lavagno, and Alex Yakovlev. “Complete state encoding based on the theory of regions”. In: *Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems*. IEEE Computer Society Press, Mar. 1996.
- [132] Tomás Lang, Enric Musoll, and Jordi Cortadella. “Redundant adder for reduced output transitions”. In: *XI Conference on Design of Integrated Circuits and Systems*. Barcelona, Nov. 1996, pp. 17–22.
- [133] Enric Musoll and Jordi Cortadella. “Optimizing CMOS circuits for low power using transistor reordering”. In: *Proc. European Design and Test Conference*. Mar. 1996, pp. 222–232.
- [134] Enric Pastor, Jordi Cortadella, Oriol Roig, and Alex Kondratyev. “Structural Methods for the Synthesis of Speed-Independent Circuits”. In: *Proc. European Design and Test Conference*. IEEE Computer Society Press, Mar. 1996, pp. 340–347.
- [135] Marco A. Peña and Jordi Cortadella. “Combining Process Algebras and Petri Nets for the Specification and Synthesis of Asynchronous Circuits”. In: *Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems*. IEEE Computer Society Press, Mar. 1996.

- [136] Fermín Sánchez and Jordi Cortadella. “Maximum-throughput software pipelining”. In: *Proc. International Conference on Massively Parallel Computing Systems*. May 1996, pp. 483–490.
- [137] Fermín Sánchez and Jordi Cortadella. “RESIS: A new methodology for register optimization in software pipelining”. In: *Proc. European Conference on Parallel Processing (EURO-PAR)*. Aug. 1996.
- [138] L. Sintés, J. Escudero, M.A. Peña, Oriol Roig, J. Cortadella, and J. Carrabina. “Flujo de diseño asíncrono con la biblioteca DCVSL_LIB para ES2 ECPD10”. In: *Actas del II Congreso sobre Tecnologías Aplicadas a la Enseñanza de la Electrónica*. Sevilla, Sept. 1996, pp. 161–166.
- [139] Jordi Cortadella, Mike Kishinevsky, Luciano Lavagno, and Alex Yakovlev. “Synthesizing Petri Nets from State-Based Models”. In: *Proc. International Conf. Computer-Aided Design (ICCAD)*. 1995, pp. 164–171.
- [140] Alex Kondratyev, Jordi Cortadella, Mike Kishinevsky, Enric Pastor, Oriol Roig, and Alex Yakovlev. “Checking Signal Transition Graph implementability by symbolic BDD traversal”. In: *Proc. European Design and Test Conference*. Paris, France, Mar. 1995, pp. 325–332.
- [141] Enric Musoll and Jordi Cortadella. “High-level synthesis techniques for reducing the activity of functional units”. In: *International Symposium on Low Power Design*. Apr. 1995, pp. 94–104.
- [142] Enric Musoll and Jordi Cortadella. “Low-power array multipliers with transition-retaining barriers”. In: *Power and Timing Modeling, Optimization and Simulation (PATMOS)*. Oct. 1995, pp. 227–238.
- [143] Enric Musoll and Jordi Cortadella. “Scheduling and resource binding for low power”. In: *International Symposium on System Synthesis*. Sept. 1995, pp. 104–109.
- [144] Enric Pastor and Jordi Cortadella. “Cover approximations for the synthesis of speed-independent circuits”. In: *Proc. of the IFIP International Workshop on Logic and Architecture Synthesis*. Dec. 1995, pp. 150–159.
- [145] Enric Pastor, Jordi Cortadella, and Oriol Roig. “A new look at the conditions for the synthesis of speed-independent circuits”. In: *Proc. of the Great Lakes Symposium on VLSI*. Mar. 1995, pp. 230–235.
- [146] Marco A. Peña and Jordi Cortadella. “Programación VLSI y síntesis de circuitos asíncronos mediante composición de redes de Petri”. In: *Actas del X Congreso de Diseño de Circuitos Integrados y Sistemas*. Zaragoza, Nov. 1995, pp. 65–70.
- [147] Oriol Roig, Jordi Cortadella, and Enric Pastor. “Hierarchical Gate-Level Verification of Speed-Independent Circuits”. In: *Asynchronous Design Methodologies*. IEEE Computer Society Press, May 1995, pp. 129–137.
- [148] Oriol Roig, Jordi Cortadella, and Enric Pastor. “Verification of asynchronous circuits by BDD-based model checking of Petri nets”. In: *Application and Theory of Petri Nets 1995*. Vol. 815. Lecture Notes in Computer Science. Springer-Verlag, June 1995, pp. 374–391.
- [149] Fermín Sánchez and Jordi Cortadella. “Time Constrained Loop Pipelining”. In: *Proc. International Conf. Computer-Aided Design (ICCAD)*. Nov. 1995, pp. 592–596.
- [150] Jordi Cortadella, J.A.B. Fortes, and E.A. Lee. “Design and Prototyping of Digital Signal Processing Systems (minitrack Introduction)”. In: *Proc. Hawaii International Conf. System Sciences*. Jan. 1994, pp. 56–57.
- [151] Jordi Cortadella, Luciano Lavagno, Peter Vanbekbergen, and Alexandre Yakovlev. “Designing Asynchronous Circuits from Behavioral Specifications with Internal Conflicts”. In: *Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems*. Nov. 1994, pp. 106–115.
- [152] Enric Pastor, Oriol Roig, Jordi Cortadella, and Rosa M. Badia. “Petri net Analysis Using Boolean Manipulation”. In: *Application and Theory of Petri Nets 1994*. Vol. 815. Lecture Notes in Computer Science. Springer-Verlag, June 1994, pp. 416–435.
- [153] Oriol Roig, Enric Pastor, and Jordi Cortadella. “Verificación de circuitos independientes de la velocidad con modelos simbólicos de redes de Petri”. In: *Actas del IX Congreso de Diseño de Circuitos Integrados y Sistemas*. Gran Canaria, Nov. 1994, pp. 307–312.
- [154] Rosa M. Badia and Jordi Cortadella. “High-Level Synthesis of Asynchronous Systems: Scheduling and Process Synchronization”. In: *Proc. European Conference on Design Automation (EDAC)*. IEEE Computer Society Press, Feb. 1993, pp. 70–74.

- [155] Jordi Cortadella and Tomás Lang. “Division with Speculation of Quotient Digits”. In: *International Symposium on Computer Arithmetic*. June 1993, pp. 87–94.
- [156] Enric Pastor and Jordi Cortadella. “An efficient unique state coding algorithm for Signal Transition Graphs”. In: *Proc. International Conf. Computer Design (ICCD)*. Oct. 1993, pp. 174–177.
- [157] Enric Pastor and Jordi Cortadella. “Polynomial Algorithms for the Synthesis of Hazard-free Circuits from Signal Transition Graphs”. In: *Proc. International Conf. Computer-Aided Design (ICCAD)*. IEEE Computer Society Press, Nov. 1993, pp. 250–254.
- [158] Oriol Roig, Enric Pastor, Rosa M. Badia, and Jordi Cortadella. “Síntesis de Máquinas de Control para Circuitos Asíncronos”. In: *Actas del VIII Congreso de Diseño de Cirtuios Integrados y Sistemas*. Málaga, Nov. 1993, pp. 326–331.
- [159] Jordi Cortadella and R. M. Badia. “An Asynchronous Architecture Model for Behavioral Synthesis”. In: *Proc. European Conference on Design Automation (EDAC)*. IEEE Computer Society Press, Mar. 1992, pp. 307–311.
- [160] Jordi Cortadella, Rosa M. Badia, Enric Pastor, and Abelardo Pardo. “Achilles: A High-Level Synthesis System for Asynchronous Circuits”. In: *6th ACM/IEEE International Workshop on High-Level Synthesis*. Nov. 1992, pp. 87–94.
- [161] Jordi Cortadella, Rosa M. Badia, Enric Pastor, and Abelardo Pardo. “Achilles: Sistema de Síntesis de Alto Nivel para Circuitos Asíncronos”. In: *Actas del VII Congreso de Diseño de Cirtuios Integrados y Sistemas*. Toledo, Nov. 1992, pp. 357–362.
- [162] Rosa M. Badia and Jordi Cortadella. “Optimización del tiempo de ciclo en la planificación de operaciones”. In: *Actas del VI Congreso de Diseño de Cirtuios Integrados y Sistemas*. Santander, Nov. 1991, pp. 275–280.
- [163] Rosa M. Badia, Jordi Cortadella, and Eduard Ayguadé. “Computer-Aided Synthesis of Data-path by using a Simulated-Annealing-based approach”. In: *9th IAESTED International Symposium on Applied Informatics*. Feb. 1991, pp. 326–329.
- [164] Jordi Cortadella, Rosa M. Badia, and Eduard Ayguadé. “Scheduling in a Continuous Area-Time Design Space: A Simulated-Annealing-based Approach”. In: *5th ACM/IEEE International Workshop on High-Level Synthesis*. Mar. 1991, pp. 102–117.
- [165] G.S. Whitcomb, Jordi Cortadella, and A.R. Newton. “Functional Level Synthesis of the TRISC Processor”. In: *IFIP International Workshop on Application of Synthesis and Simulation*. Aug. 1991.
- [166] Jordi Cortadella. “Executing Branch Instructions with Zero Time Delay in a RISC”. In: *IEEE Computer Society Workshop on VLSI*. Clearwater Beach (Florida), Feb. 1988.
- [167] Jordi Cortadella and Teodor Jové. “Executing zero-delay branches with a Branch Target Buffer in a RISC processor”. In: *36th International Symposium on Mini and Microcomputers and their applications*. June 1988, pp. 373–376.
- [168] Jordi Cortadella and José M. Llabería. “Evaluating $A + B = K$ conditions in constant time”. In: *Proc. International Symposium on Circuits and Systems*. June 1988, pp. 243–246.
- [169] Jordi Domingo, José M. Llabería, Mateo Valero, and Jordi Cortadella. “Arbitration Techniques for Packet Switching Multistage Networks”. In: *3rd. International Conference on Supercomputing*. Vol. III. May 1988, pp. 240–248.
- [170] Antonio González, José M. Llabería, and Jordi Cortadella. “Zero-delay cost branches in RISC architectures”. In: *6th International Symposium on Applied Informatics*. Feb. 1988, pp. 24–27.
- [171] Jordi Cortadella and José M. Llabería. “A low cost evaluation methodology for new architectures”. In: *International Symposium on Applied Informatics*. Feb. 1987, pp. 188–191.
- [172] Jordi Cortadella and José M. Llabería. “An intelligent IFU for pipelined processors that makes control instructions transparent to the execution unit”. In: *International Symposium on Applied Informatics*. Feb. 1987, pp. 188–191.

- [173] Jordi Cortadella and José M. Llabería. “Arquitecturas RISC”. In: *IV Jornadas de Diseño Lógico*. Barcelona, 1987, pp. 19–27.
- [174] Jordi Cortadella and José M. Llabería. “Procesadores RISC”. In: *1er. Seminario del grupo temático de Arquitectura y Tecnología de Ordenadores sobre Arquitecturas Multiprocesadores y sus Aplicaciones*. Madrid, Jan. 1987.
- [175] Jordi Domingo, José M. Llabería, Jordi Cortadella, and Mateo Valero. “Arbitration methods to increase the throughput of packed switching buffered shuffle-exchange interconnection networks”. In: *International Symposium on Applied Informatics*. Feb. 1987, pp. 78–81.
- [176] Luis González, Jordi Cortadella, and José M. Llabería. “Performance Evaluation of a Loosely Coupled Multi-processor Architecture with Two Buses”. In: *International Symposium on Mini and Microcomputers and their applications*. June 1985, pp. 473–476.

11 Tutorials and invited lectures

- [1] J. Cortadella. “Extracting Functions from Boolean Relations”. Presented at the workshop “*Quo Vadis, Logic Synthesis?*”, Design Automation and Test in Europe (DATE), Firenze (Italy). 2019.
- [2] J. Cortadella. “Making Petri nets friendlier to engineers”. Workshop on Structure Theory of Petri Nets (STRUCTURE 2017), Zaragoza (Spain). 2017.
- [3] J. Cortadella. “Adaptive Clocking”. Tutorial on Modern Clocking Strategies, presented at the conference *Design Automation and Test in Europe* (DATE). 2016.
- [4] J. Cortadella. “Synthesis of asynchronous controllers from Signal Transition Graphs”. Lecture at EMICRO/SIM 2016 (18th South Microelectronics School / 31st South Symposium on Microelectronics), Porto Alegre (Brasil). 2016.
- [5] J. Cortadella, M. Galceran-Oms, and M. Kishinevsky. “Automatic Pipelining During Sequential Logic Synthesis”. EPFL Workshop on Logic Synthesis & Verification. 2015.
- [6] J. Cortadella. “Asynchronous circuits”. Seminar at the Collège de France within the course on Algorithms, Machines and Languages organized by Gérard Berry. 2013.
- [7] J. Cortadella. “Elastic Circuits”. Advanced course at EMICRO/SIM 2013 (XV Escola de Microeletrônica Sul / 28^o Simpósio Sul de Microeletrônica), Porto Alegre (Brasil). 2013.
- [8] J. Cortadella. “Elastic circuits, blending synchronous and asynchronous technologies”. Seminar at the Collège de France within the course on Algorithms, Machines and Languages organized by Gérard Berry. 2013.
- [9] J. Cortadella, M. Galceran-Oms, and M. Kishinevsky. “Elastic Systems”. Invited lecture at the 8th ACM/IEEE International Conference on Formal Methods and Models for Codesign (MEMOCODE), Grenoble (France). July 2010.
- [10] J. Cortadella and M. Kishinevsky. “Elasticity and Petri nets”. Advanced tutorial at the 28th Int. Conf. on Application and Theory of Petri Nets, Siedlce, Poland. June 2007.
- [11] Michael Kishinevsky, Jordi Cortadella, Bill Grundmann, Sava Krstic, and John O’Leary. “Synchronous Elastic Circuits.” In: *Computer Science - Theory and Applications, First International Computer Science Symposium in Russia, CSR 2006, St. Petersburg, Russia, June 8-12, 2006, Proceedings*. Ed. by Dima Grigoriev, John Harrison, and Edward A. Hirsch. Vol. 3967. Lecture Notes in Computer Science. Springer, 2006, pp. 3–5.
- [12] P.A. Beerel, J. Cortadella, and A. Kondratyev. “Bridging the gap between asynchronous design and designers”. Tutorial at the VLSI Design Conference, Mumbai, India. Jan. 2004.
- [13] J. Cortadella. “Synthesis of Embedded Software for reactive Systems”. Invited lecture at the Int. Workshop on Integration of Specification Techniques for Applications in Engineering (Satellite event of ETAPS 2002). Apr. 2002.

- [14] J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno, and A. Yakovlev. "Hazard free logic synthesis and technology mapping". Lecture at the Summer School on Asynchronous Circuit Design, (organized by the ACiD-WG, Grenoble). July 2002.
- [15] J. Cortadella and A. Yakovlev. "Petrify". Hands-on tutorial at the Summer School on Asynchronous Circuit Design, (organized by the ACiD-WG, Grenoble). July 2002.
- [16] J. Cortadella, A. Yakovlev, and J. Garside. "Logic Design of Asynchronous Circuits". Tutorial at the ASP-DAC/VLSI Design Conference, Bangalore, India. Jan. 2002.
- [17] J. Cortadella. "Tools for automatic synthesis and verification of asynchronous interfaces". Invited lecture at the workshop "Asynchronous Interfaces: Tools, techniques, and implementations" (AINT'2000), Delft, The Netherlands. July 2000.
- [18] J. Cortadella, M. Kishinevsky, A. Kondratyev, and L. Lavagno. "Introduction to asynchronous circuit design: specification and synthesis". Tutorial at the 6th Int. Symp. on Advanced Research in Asynchronous Circuits and Systems, Eilat, Israel. Apr. 2000.
- [19] J. Cortadella, L. Lavagno, and A. Yakovlev. "Hardware Design and Petri Nets". Advanced tutorial at the 21st Int. Conf. on Application and Theory of Petri Nets, Aarhus, Denmark. June 2000.
- [20] Jordi Cortadella, Michael Kishinevsky, Alex Kondratyev, Luciano Lavagno, and Alexandre Yakovlev. "Hardware and Petri nets: Application to asynchronous circuit design". Invited lecture at the 21st Int. Conf. on Application and Theory of Petri Nets, Aarhus, Denmark. June 2000.
- [21] J. Cortadella. "STG-based synthesis and Petrify". Tutorial at the 3rd ACiD-WG Workshop, Newcastle upon Tyne, UK. Jan. 1999.
- [22] J. Cortadella. "Asynchronous circuit verification and synthesis with Petri nets". Invited lecture at the Workshop on Hardware Design and Petri Nets, Lisbon. June 1998.
- [23] J. Cortadella. "Combining structural and symbolic methods for the verification of concurrent systems". Invited lecture at the International Conference on Application of Concurrency to System Design (CSD'98), Aizu-Wakamatsu, Japan. Mar. 1998.
- [24] M. Kishinevsky, J. Cortadella, and A. Kondratyev. "Asynchronous Interface Specification, Analysis and Synthesis". Embedded tutorial at the Design Automation Conference, San Francisco, USA. June 1998.
- [25] J. Cortadella and M. Kishinevsky. "Synthesis of control circuits from STG specifications". Course in the Summer School on Asynchronous Circuit Design (organized by the ACiD-WG, ESPRIT 21949), Lyngby, Denmark. Aug. 1997.
- [26] J. Cortadella, E. Macii, G. De Micheli, M. Pedram, J. Rabaey, and K. van Berkel. "What's Hot in Low Power Design ?" Participation at the panel session at the European Design Automation Conference (EURO-DAC), Geneve, Switzerland. Sept. 1996.
- [27] J. Cortadella. "Executing Branch Instructions with Zero Time Delay in a RISC". Invited lecture at the IEEE Computer Society Workshop on VLSI, Clearwater Beach, USA. Feb. 1988.
- [28] J. Cortadella. "Arquitecturas RISC". Invited lecture at the IV Jornadas de Diseño Lógico, Barcelona. 1987.