


What is RubyRTL ?

A new Ruby internal domain-specific language (DSL) for Hardware description, inspired by Python-based Migen

Why Ruby ?


- DSLs are commonplace in Ruby
- Metaprogramming is easy
- "Ruby makes you Happy !"



松本行弘
Yukihiro Matsumoto
"Matz", creator of Ruby


Motivations

- Opening hardware and FPGA design to the Ruby community by providing an approachable DSL.
- Encouraging IP interchange between various hardware DSLs. .
- Exploring the practicality of metaprogramming and syntax maleability for open source hardware design.



IP Interchange

- Objectives : translate IPs back and forth.
- **Sexprir** : new s-expression based interchange format.
- Experiments :
 - ★ Regenerate simple VHDL code : UART, etc
 - ★ Dump LiTeX IPs
 - ★ Translate Migen Verilog-oriented to RubyRTL VHDL



Future work

- Experimenting with larger designs
 - ★ RISC-V SoC, Regular Architectures like CGRA and MPPA.
- Providing supplemental tools :
 - ★ visualization, animation, cycle-based simulation
- Introducing multiple clocks

Open source

- http://www.github.com/JC-LL/ruby_rtl
- <http://www.github.com/JC-LL/sexpri>
- <http://www.github.com/enjoy-digital>

work & poster
licenced under
"CC BY-NC-SA 3.0"

