

Communication **An Artificial Neural Network Based on Oxide Synaptic Transistor for Accurate and Robust Image Recognition**

Dongyue Su ¹ , Xiaoci Liang 1,*, Di Geng ² , Qian Wu ³ , Baiquan Liu [1](https://orcid.org/0000-0001-9375-7683) and Chuan Liu [1](https://orcid.org/0000-0002-0695-592X)

- ¹ The State Key Laboratory of Optoelectronic Materials and Technologies, Guangdong Province Key Laboratory of Display Material and Technology, School of Electronics and Information Technology, Sun Yat-sen University, Guangzhou 510275, China; sudy5@mail2.sysu.edu.cn (D.S.); liubq33@mail.sysu.edu.cn (B.L.); liuchuan5@mail.sysu.edu.cn (C.L.)
- ² State Key Laboratory of Microelectronic Devices and Integrated Technology, Institute of Microelectronics, Chinese Academy of Sciences, Beijing 100029, China; digeng@ime.ac.cn
- ³ School of Computer and Information Engineering, Guangdong Polytechnic of Industry and Commerce, Guangzhou 510510, China; wuqian1427@gdgm.edu.cn
- ***** Correspondence: liangxc5@mail.sysu.edu.cn

Abstract: Synaptic transistors with low-temperature, solution-processed dielectric films have demonstrated programmable conductance, and therefore potential applications in hardware artificial neural networks for recognizing noisy images. Here, we engineered AIO_x/InO_x synaptic transistors via a solution process to instantiate neural networks. The transistors show long-term potentiation under appropriate gate voltage pulses. The artificial neural network, consisting of one input layer and one output layer, was constructed using 9×3 synaptic transistors. By programming the calculated weight, the hardware network can recognize 3×3 pixel images of characters z , v and n with a high accuracy of 85%, even with 40% noise. This work demonstrates that metal-oxide transistors, which exhibit significant long-term potentiation of conductance, can be used for the accurate recognition of noisy images.

Keywords: synaptic transistors; artificial neural network; image recognition

1. Introduction

Artificial neural networks (ANNs) have achieved remarkable success in machine vision tasks such as image recognition, driving the demand for specialized hardware [\[1](#page-7-0)[–4\]](#page-7-1). Emerging devices combining storage and computational functionalities have become the focus of research, including memristors $[5-7]$ $[5-7]$, synaptic transistors $[8-11]$ $[8-11]$, and ferroelectric transistors [\[12](#page-7-6)[–15\]](#page-7-7). By emulating their behavior, it is possible to instantiate neural networks capable of executing complex tasks like image recognition directly at the hardware level. However, the practical implementation of neuromorphic computing using these in-memory computation devices presents significant challenges, particularly maintaining robust operation under non-ideal environmental conditions.

Oxide-based synaptic transistors are promising candidates for the implementation of ANNs [\[10\]](#page-7-8). They leverage the formation of the electric double layer in the oxide electrolyte that enables substantial modulation of the channel conductance, thereby mimicking the biological synaptic plasticity [\[16](#page-7-9)[–18\]](#page-8-0). This property means they are suitable for use as weights in connections of the network, especially when dealing with high-noise image recognition. Furthermore, amorphous oxide films are attractive because they are compatible with large-area semiconductor device processes that can be integrated into device networks.

In this study, we employed an InO_x synaptic transistor with an AIO_x solid electrolyte as the dielectric layer and 9×3 transistors were used to construct a single-layer neural network model. The synaptic transistor exhibited pronounced long-term potentiation, which enables the construction of networks and recognizes images under high-noise conditions.

Citation: Su, D.; Liang, X.; Geng, D.; Wu, Q.; Liu, B.; Liu, C. An Artificial Neural Network Based on Oxide Synaptic Transistor for Accurate and Robust Image Recognition. *Micromachines* **2024**, *15*, 433. [https://](https://doi.org/10.3390/mi15040433) doi.org/10.3390/mi15040433

Academic Editor: Sadia Ameen

Received: 6 March 2024 Revised: 21 March 2024 Accepted: 22 March 2024 Published: 24 March 2024

Copyright: © 2024 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license [\(https://](https://creativecommons.org/licenses/by/4.0/) [creativecommons.org/licenses/by/](https://creativecommons.org/licenses/by/4.0/) $4.0/$).

2. Materials and Methods

The method of film deposition has been reported in a previous study [\[19\]](#page-8-1). The AIO_x precursor was synthesized by dissolving aluminum nitrate hydrate, nitric acid and ammonium hydroxide in hydrogen peroxide, and it was spin-coated on a heavily doped silicon wafer. The sample was annealed on a hot plate at 300 \degree C for 30 min. After repeating this process five times, the thickness of the AlO_x film reached about 30 nm. Then, the InO_x precursor was synthesized by dissolving indium nitrate hydrate in deionized water and was spin-coated on the AlO_x film. The sample was annealed on a hot plate at 230 °C for 2 h. The Al top electrodes were deposited on the InO_x film to fabricate an AlO_x/InO_x capacitor. For the fabrication of the transistor, the InO_x film was patterned by photolithography and etched with hydrochloric acid. The InO_x films were patterned to reduce the gate leakage current. Subsequently, the sample was annealed on a hot plate at 100 \degree C for 10 min to repair the damage from the etching process. Then, Al was used as source/drain electrodes to fabricate bottom-gate, top-contact transistors. The films and devices were characterized by a semiconductor parameter analyzer and an electrochemical impedance analyzer. The composition of the SiO_2/AlO_x thin film was characterized by secondary-ion mass spectroscopy (SIMS), which measured the depth profiles with a 2 kV Cs+ sputter beam. Cross-sectional transmission electron microscope (TEM) images were obtained with the JEM 2100F system operating at 200 kV and the samples were prepared on silicon using focused-ion-beam techniques.

3. Results

Figure [1a](#page-2-0) shows the scheme of the AIO_x/InO_x capacitor. The capacitor is equivalent to the circuit that contains three parallel RC in series, representing the dielectric layer, electric double layer (EDL) and semiconductor layer. The EDL is formed by the accumulation of protons at the interface between AIO_x and InO_x under positive bias at the bottom electrode. Thus, the impedance and the capacitance are dependent on the frequency and the bottom electrode bias, as shown in Figure [1b](#page-2-0),c. The measured capacitances were determined by the complex impedance and represent the response of the film to the AC voltage with various frequencies and DC biases. The capacitive components in the equivalent circuit represent the corresponding charge storage and release processes within the thin film. For example, the EDL capacitance C_{EDL} represents the storage and release of ions at the interface between AIO_x and InO_x . Due to the formation of the EDL, the total capacitance of the capacitor increases as the bias increases. Meanwhile, induced by the EDL, the carriers in InO_x accumulate at the interface and increase the conductance of InO_x. Thus, the total impedance of the capacitor decreases as the bias increases. At negative bias, due to the absence of EDL formation, the impedance and capacitance are close at bias values of 0 V and -3 V.

Therefore, the conductance of the transistor can be modulated in a wide range by $V_{\rm g}$ pulse stimulation, as shown in Figure [1e](#page-2-0). The gate leakage current at $V_g = 2$ V is about 2.9×10^{-9} A, which is lower than *I*_d = 6.3 × 10⁻⁵ A. The results can confirm that the electrical insulation characteristics of the AIO_x layer are good enough for the gate dielectric layer. This is because the capacitance increases when the frequency decreases at a bias value of 3 V, as shown in Figure [1c](#page-2-0). It indicates the interfacial ion concentration would increase with a reducing scan rate. Corresponding to the low frequency (0.1–10 Hz) with large capacitance, an appropriate scanning rate (in Figure [1e](#page-2-0), the scan rate is $0.41 V/s$) can effectively ensure the formation of EDL and the plasticity of the device. Under a positive gate voltage, the ions in AIO_x move towards the interface. Due to the ion accumulation, the electric double layer (EDL) is formed near the interface. In addition, the ions may be adsorbed on the interface electrochemically. The large capacitance of the EDL and the charge from adsorption stimulate the channel carrier and increase the current. Depending on the decay time of the accumulated ions, the increased current can be maintained for a long time (serving as long-term potentiation) or a short time (serving as short-term potentiation). By applying the V_g pulses, the current increases with the continuous pulse

stimulation, demonstrating short-term potentiation, as shown in Figure [1f](#page-2-0). After the pulses, the current decays but remains above the initial value, indicating long-term potentiation. the current decays but remains above the initial value, indicating long-term potentiation. Various pulse widths and intervals would affect the potentiation behaviors. As shown in Figure [1g](#page-2-0), when increasing the pulse width from 20 ms to 70 ms, the drain current stimulated by 30 gate pulses increases from 0.72 μ A to 1.10 μ A. As shown in Figure [1h](#page-2-0), when increasing the pulse interval from 20 ms to 70 ms, the drain current stimulated by 30 gate pulses decreases from 0.52 μ A to 0.37 μ A. By increasing the pulse width and reducing the pulse interval, the accumulated ions at the interface increased, resulting in a higher drain current. The paired pulse facilitation (PPF) behavior can be observed in Figure 1i. The PPF index can [b](#page-2-0)e fitted by the double-phase exponential function as PPF index = $1 + A_1 \exp(-\Delta t/\tau_1) + A_2 \exp(-\Delta t/\tau_2)$. τ_1 and τ_2 are estimated to be 12.3 ms. and 284.3 ms. The relaxation time indicates that the PPF is mainly related to ion response at 1–10 Hz.

Figure 1. (a) A scheme of the AIO_x/InO_x capacitor. (b,c) The impedance and the capacitance of the AIO_x/InO_x capacitor at various biases. (d) A scheme of the AIO_x/InO_x TFT. (e) Transfer curves of the AlO_x/InO_x TFT before and after V_g pulses at $V_d = 2$ V. (f) The response of five pulses (amplitude: V to 5 V, width: 20 ms, period: 100 ms). The drain current corresponding to the consecutive pulses 1.5 V to 5 V, width: 20 ms, period: 100 ms). The drain current corresponding to the consecutive pulses with (g) various pulse widths (20 ms to 70 ms) and constant pulse intervals and amplitudes, or with (**h**) various pulse intervals (20 ms to 70 ms) and constant pulse widths and amplitudes. (**i**) Paired pulse facilitation (PPF) index as a function of the interval time ∆t.

To characterize the hydrogen in the alumina, transmission electron microscopy (TEM) of $Si/AlO_x/InO_x$ and secondary ion mass spectrometry (SIMS) of SiO_2/AlO_x were perfor[me](#page-3-0)d. As shown in Figure 2a, the alumina was amorphous with inapparent pinholes. The pinholes are probably formed due to the decomposition of nitric acid and ammonium hydroxide in the precursor. The amorphous structure may provide a transport channel for the hydrogen in the film. The hydrogen concentration was related to the annealing temperature. Figure 2b,c show the hydrogen and aluminum intensity with the film annealed at 200 °C and 300 °C. The hydrogen concentration decreases when the annealing temperature increases from 200 °C to 300 °C. It indicates that the source of hydrogen ions is probably the residual decomposition of the precursor. The absorbed moisture is also a possible source because at the start of sputtering, the surface shows an obvious hydrogen intensity. This means that the moisture in the atmosphere was adsorbed by the film. To characterize the influence of temperature on the retention time, we analyzed the drain current stimulated by a gate pulse at various temperatures as shown in Figure 2d. The decay of the current was fitted with the exponential function, i.e., $I_d = I_{d1} \exp(-t/\tau) + I_{d0}$. The extracted time constant τ as a function of the temperature is shown in Figure [2e](#page-3-0). When increasing the temperature from -50 °C to 50 °C, τ decreases from 2.41 s to 0.69 s. As the temperature increases, the ions migrate more easily. Thus, the carrier induced by the electric double layer decays faster after the pulse at a high temperature, resulting in a shorter retention time for the conductance.

Figure 2. (a) The transmission electron microscopy (TEM) cross-section image of $Si/AlO_x/InO_x$ (scale bar is 6 nm). The secondary ion mass spectrometry (SIMS) depth profile of SiO_2/AlO_x annealed at 200 °C and 300 °C for hydrogen (b) and aluminum (c). (d) The I_d -t curve stimulated by a gate pulse (6 V, 100 ms) at various temperatures (left) and the enlarged view of the pulse response (right). (**e**) (6 V, 100 ms) at various temperatures (left) and the enlarged view of the pulse response (right). (**e**) The T_{min} to the time constant τ as a function of the temperature. τ is fitted by the equation $I = I_{\text{max}}(f/\tau) + I_{\text{max}}$ time constant τ as a function of the temperature. τ is fitted by the equation *I*_d = *I*_{d1}exp($-t/\tau$) + *I*_{d0}.

in artificial neural networks (ANNs). We built an ANN that can recognize three types of images with 3 \times 3 pixels like characters z, v and n. The training and test datasets contain 9999 and 999 sets of pixel data, respectively. The framework of the network contains one input layer (nine inputs) and one output layer (three outputs), as shown in Figure [3a](#page-4-0). The The ability of long-term potentiation to provide the weight update function is essential input layer and output layer are fully connected; this means that the output value *o*ⁿ is the sum of all inputs, i.e., $\rho_n = \sum_{m=1}^{9} (p_m \times G_{m,n})$, where p_m is the normalized grayscale values used as input and $G_{m,n}$ is the connection weight. Considering that the conductance

of a transistor is positive, *G*m,n is restricted to being greater than zero. The activation function is $y_n = 1/[1 + \exp(-\theta_n)]$ (Sigmoid function). The pixel grayscale was introduced with noise, which is expressed as $p_m = 1 - \sigma p_n$ and $0 + \sigma p_n$ for the black and white pixel, respectively, where σ is the degree of noise and p_n is the random noise in the range of zero to one. Through training the ANN in software using the backpropagation algorithm [\[20\]](#page-8-2), the weights in the ANN are updated from the random values (Figure [3b](#page-4-0)) to converge (Figure [3c](#page-4-0)). The accuracy is 100% for the images when $\sigma = 0.4$. The weight mapping indicates that three transistors are needed to update the weight. α transistor is positive, α is restricted to being greater than α or a transistor is positive, $G_{m,n}$ is restricted to being greater than zero. The activation

 τ

Figure 3. (a) A scheme of an artificial neural network with one input layer and one output layer to recognize the 3 \times 3 pixel images z, v and n. The distribution of weights after software training at the first epoch (**b**) and the last epoch (**c**). first epoch (**b**) and the last epoch (**c**).

For implementation in devices, the normalized grayscale values p_m were converted to the drain voltage, when $0 < p_m < 0.1$, $V_d = 0.1$ V, and when $0.9 < p_m < 1$, $V_d = 1$ V. The conductance of the transistors was used as the connection weight. The sum of the drain currents can represent the output value, i.e., $\rho_n = \sum_{m=1}^9 (V_d \times G_{m,n}) = \sum_{m=1}^9 I_{dm,n}$, as shown in Figure [4a](#page-5-0). By comparing the values of o_1 , o_2 , and o_3 , the images can be recognized. According to the simulation results, the corresponding devices can be trained using gate voltage pulses. The initial conductance mapping was carried out in the range of about 10 nS to 80 nS (Figure [4b](#page-5-0)) and updated to a similar conductance distribution. The corresponding conductance was in the range of about 1 μ S to 5 μ S (Figure [4c](#page-5-0)). Although the device size is relatively large, it can be further scaled down after optimizing the following process: (1) the spin-coating process of the InO_x film for improving the film's quality and uniformity; (2) the photolithography process for high exposure resolution; (3) the etching process to eliminate the nonideal etching profile, like undercut and overetching; (4) the metal lift-off process to achieve a high yield rate.

A detailed training process for hardware device arrays was implemented in a similar way to the simulation in the software. The drain current with a period time of 3 s served as one epoch. The devices were set to an initial state of about 10 nS. When the image pixel data were input, namely the corresponding drain bias, the I_d -t curves were measured. For the transistors that did not require updated conductance, no gate pulse was applied. For the

transistors that required updated conductance, gate pulses (width: 90 ms, amplitude: 3 V) were applied. Examples of the *I*d-*t* curves at various drain voltages are shown in Figure [5a](#page-5-1). Figure [5b](#page-5-1),c show the process of recognizing image z. The grayscale values were inputted as V_d into each column, and the I_d of each row were summed to obtain o_n . After 30 epochs, the conductance of the corresponding devices was enhanced to satisfy the need for image recognition, as shown in Figure [5d](#page-5-1).

Figure 4. (a) A scheme of the 9×3 transistor network. The normalized grayscale values of image pixels are used as the V_d . The conductance of the transistors represents the weights in neural phone are about able the contamented of the transports represents the negative connection and is modifiable by the gate voltage pulses. The inset shows the optical microscope photograph of the transistor array (the unit of the ruler is cm) and a transistor in the array (the scale bar is 400 μ m). The distribution of weights in the transistors is illustrated for the first epoch (b) and $\frac{1}{\epsilon}$ the last epoch $\frac{c}{\epsilon}$.

Figure 5. (a) The I_d -*t* curves at various V_d with and without gate pulse stimulation. (b) The image grayscale matrix. (c) I_d -*t* curves of the 9 \times 3 device array. The V_d values correspond to the grayscale in (**b**). (**d**) The zoom in graphs of the weight updated devices in (**c**).

Figure [6a](#page-6-0) shows the recognition accuracy when the images have various noises. When increasing the conductance of corresponding devices, the accuracy increases with each epoch. The accuracy can reach 100% by epoch 4 for these three images without noise (Figure [6a](#page-6-0), black curve). With an increasing noise degree σ , the accuracy decreases. When $\sigma = 0.4$, the accuracy can reach 85% by epoch 19 (Figure [6a](#page-6-0), purple curve). The

decrease in the accuracy with σ is probably because of the variation in conductance. The effect of the *∆G* on accuracy has been estimated as shown in Figure 6b. The definition of ∆*G* in Figure 6b is the ratio of the co[nd](#page-6-0)uctance with inputting gate voltage pulses and the conductance without inputting gate voltage pulses. The accuracy tends to increase with ∆*G* when it is below 100, and then it remains almost constant. Figure [6c](#page-6-0)–e depict the evolution of the output, namely the summed current, over the course of training. When the input image is z , the corresponding summed current $o₁$ increases with training and surpasses the o_2 and o_3 , indicating successful recognition of image z. With the same weight mapping, the corresponding summed current can increase to the maximum among the three outputs when either image v or n is inputted.

when it is below 100, and then it remains almost constant. Figure 6c–e depict the evolution \mathcal{C}^{max}

Figure 6. (a) The accuracy of image recognition at various noises σ . (b) The estimated effect of ΔG on accuracy at σ = 0.4. (c-e) Examples of input images z, v, and n, where the current z-I_d, v-I_d, and n-I_d represent the outputs o_1 , o_2 , and o_3 in Figure [3a](#page-4-0), respectively. The largest current indicates that the recognition result corresponds to the respective image.

In addition to the implementation of image recognition, conductance can be used to map characters. The conductance at appropriate locations was modulated by gate pulses (amplitude: 10 V, width: 50 ms) and read at V_d = 0.1 V after 10 s. The 3 \times 3 devices can represent images such as z, v, and n (Figure [7\)](#page-6-1). The contrast ratio, namely the current ratio, can attain a value of about 10^4 .

Figure 7. The programming conductance mapping of 3×3 AlO_x/InO_x TFTs representing the characters (a) z, (b) v and (c) n. The scale bar is ranged from 10^{-10} S (blue) to 10^{-4} S (red). The red pixels represent devices with high conductance, which form the simple characters in 3×3 pixel images.

4. Conclusions

The synaptic transistors with AIO_x as the electrolyte layer and InO_x as the semiconductor layer were used to implement an ANN for image recognition. Through controlling the ion accumulation at the interface by gate voltage, the conductance of the AIO_x/InO_x transistors shows long-term potentiation. We implemented an ANN comprising 9×3 synaptic transistors. By constructing appropriate weight maps, the network shows a high accuracy of 85% in recognizing three types of 3×3 pixel images with a high noise of 40%. This work presents a feasible approach for oxide synaptic transistors to construct a network and recognize noisy images.

Author Contributions: Device design, D.S. and X.L.; fabrication, D.S.; characterization, D.S. and X.L.; writing—original draft preparation, D.S., X.L., D.G., Q.W., B.L. and C.L. All authors have read and agreed to the published version of the manuscript.

Funding: This research was funded by the China National Postdoctoral Program for Innovative Talents (BX20230439), National Natural Science Foundation of China (62004227) and Guangzhou Science and Technology Project (2023A04J1045, 202201000008).

Data Availability Statement: The data presented in this study are available from the corresponding author upon reasonable request.

Conflicts of Interest: The authors declare no conflicts of interest.

References

- 1. Mennel, L.; Symonowicz, J.; Wachter, S.; Polyushkin, D.K.; Molina-Mendoza, A.J.; Mueller, T. Ultrafast machine vision with 2D material neural network image sensors. *Nature* **2020**, *579*, 62–66. [\[CrossRef\]](https://doi.org/10.1038/s41586-020-2038-x) [\[PubMed\]](https://www.ncbi.nlm.nih.gov/pubmed/32132692)
- 2. Sheridan, P.M.; Cai, F.; Du, C.; Ma, W.; Zhang, Z.; Lu, W.D. Sparse coding with memristor networks. *Nat. Nanotechnol.* **2017**, *12*, 784–789. [\[CrossRef\]](https://doi.org/10.1038/nnano.2017.83) [\[PubMed\]](https://www.ncbi.nlm.nih.gov/pubmed/28530717)
- 3. Zhou, F.; Zhou, Z.; Chen, J.; Choy, T.H.; Wang, J.; Zhang, N.; Lin, Z.; Yu, S.; Kang, J.; Wong, H.S.P.; et al. Optoelectronic resistive random access memory for neuromorphic vision sensors. *Nat. Nanotechnol.* **2019**, *14*, 776–782. [\[CrossRef\]](https://doi.org/10.1038/s41565-019-0501-3) [\[PubMed\]](https://www.ncbi.nlm.nih.gov/pubmed/31308498)
- 4. Wang, C.-Y.; Liang, S.-J.; Wang, S.; Wang, P.; Li, Z.A.; Wang, Z.; Gao, A.; Pan, C.; Liu, C.; Liu, J.; et al. Gate-tunable van der Waals heterostructure for reconfigurable neural network vision sensor. *Sci. Adv.* **2020**, *6*, eaba6173. [\[CrossRef\]](https://doi.org/10.1126/sciadv.aba6173) [\[PubMed\]](https://www.ncbi.nlm.nih.gov/pubmed/32637614)
- 5. Prezioso, M.; Merrikh-Bayat, F.; Hoskins, B.D.; Adam, G.C.; Likharev, K.K.; Strukov, D.B. Training and operation of an integrated neuromorphic network based on metal-oxide memristors. *Nature* **2015**, *521*, 61–64. [\[CrossRef\]](https://doi.org/10.1038/nature14441) [\[PubMed\]](https://www.ncbi.nlm.nih.gov/pubmed/25951284)
- 6. Cai, F.; Correll, J.M.; Lee, S.H.; Lim, Y.; Bothra, V.; Zhang, Z.; Flynn, M.P.; Lu, W.D. A fully integrated reprogrammable memristor–CMOS system for efficient multiply–accumulate operations. *Nat. Electron.* **2019**, *2*, 290–299. [\[CrossRef\]](https://doi.org/10.1038/s41928-019-0270-x)
- 7. Du, C.; Cai, F.; Zidan, M.A.; Ma, W.; Lee, S.H.; Lu, W.D. Reservoir computing using dynamic memristors for temporal information processing. *Nat. Commun.* **2017**, *8*, 2204. [\[CrossRef\]](https://doi.org/10.1038/s41467-017-02337-y) [\[PubMed\]](https://www.ncbi.nlm.nih.gov/pubmed/29259188)
- 8. Feng, G.; Jiang, J.; Li, Y.; Xie, D.; Tian, B.; Wan, Q. Flexible Vertical Photogating Transistor Network with an Ultrashort Channel for In-Sensor Visual Nociceptor. *Adv. Funct. Mater.* **2021**, *31*, 2104327. [\[CrossRef\]](https://doi.org/10.1002/adfm.202104327)
- 9. Seo, S.; Jo, S.-H.; Kim, S.; Shim, J.; Oh, S.; Kim, J.-H.; Heo, K.; Choi, J.-W.; Choi, C.; Oh, S.; et al. Artificial optic-neural synapse for colored and color-mixed pattern recognition. *Nat. Commun.* **2018**, *9*, 5106. [\[CrossRef\]](https://doi.org/10.1038/s41467-018-07572-5) [\[PubMed\]](https://www.ncbi.nlm.nih.gov/pubmed/30504804)
- 10. Sun, J.; Oh, S.; Choi, Y.; Seo, S.; Oh, M.J.; Lee, M.; Lee, W.B.; Yoo, P.J.; Cho, J.H.; Park, J.H. Optoelectronic Synapse Based on IGZO-Alkylated Graphene Oxide Hybrid Structure. *Adv. Funct. Mater.* **2018**, *28*, 1804397. [\[CrossRef\]](https://doi.org/10.1002/adfm.201804397)
- 11. Sanchez Esqueda, I.; Yan, X.; Rutherglen, C.; Kane, A.; Cain, T.; Marsh, P.; Liu, Q.; Galatsis, K.; Wang, H.; Zhou, C. Aligned Carbon Nanotube Synaptic Transistors for Large-Scale Neuromorphic Computing. *ACS Nano* **2018**, *12*, 7352–7361. [\[CrossRef\]](https://doi.org/10.1021/acsnano.8b03831) [\[PubMed\]](https://www.ncbi.nlm.nih.gov/pubmed/29944826)
- 12. Sun, Y.; Xu, S.; Xu, Z.; Tian, J.; Bai, M.; Qi, Z.; Niu, Y.; Aung, H.H.; Xiong, X.; Han, J.; et al. Mesoscopic sliding ferroelectricity enabled photovoltaic random access memory for material-level artificial vision system. *Nat. Commun.* **2022**, *13*, 5391. [\[CrossRef\]](https://doi.org/10.1038/s41467-022-33118-x) [\[PubMed\]](https://www.ncbi.nlm.nih.gov/pubmed/36104456)
- 13. Boyn, S.; Grollier, J.; Lecerf, G.; Xu, B.; Locatelli, N.; Fusil, S.; Girod, S.; Carrétéro, C.; Garcia, K.; Xavier, S.; et al. Learning through ferroelectric domain dynamics in solid-state synapses. *Nat. Commun.* **2017**, *8*, 14736. [\[CrossRef\]](https://doi.org/10.1038/ncomms14736) [\[PubMed\]](https://www.ncbi.nlm.nih.gov/pubmed/28368007)
- 14. Li, Z.; Wang, T.; Meng, J.; Zhu, H.; Sun, Q.; Zhang, D.W.; Chen, L. Flexible aluminum-doped hafnium oxide ferroelectric synapse devices for neuromorphic computing. *Mater. Horiz.* **2023**, *10*, 3643–3650. [\[CrossRef\]](https://doi.org/10.1039/D3MH00645J) [\[PubMed\]](https://www.ncbi.nlm.nih.gov/pubmed/37340846)
- 15. Wu, G.; Zhang, X.; Feng, G.; Wang, J.; Zhou, K.; Zeng, J.; Dong, D.; Zhu, F.; Yang, C.; Zhao, X.; et al. Ferroelectric-defined reconfigurable homojunctions for in-memory sensing and computing. *Nat. Mater.* **2023**, *22*, 1499–1506. [\[CrossRef\]](https://doi.org/10.1038/s41563-023-01676-0) [\[PubMed\]](https://www.ncbi.nlm.nih.gov/pubmed/37770677)
- 16. Yang, J.T.; Ge, C.; Du, J.Y.; Huang, H.Y.; He, M.; Wang, C.; Lu, H.B.; Yang, G.Z.; Jin, K.J. Artificial Synapses Emulated by an Electrolyte-Gated Tungsten-Oxide Transistor. *Adv. Mater.* **2018**, *30*, 1801548. [\[CrossRef\]](https://doi.org/10.1002/adma.201801548) [\[PubMed\]](https://www.ncbi.nlm.nih.gov/pubmed/29974526)
- 17. Fu, Y.M.; Wan, C.J.; Zhu, L.Q.; Xiao, H.; Chen, X.D.; Wan, Q. Hodgkin–Huxley Artificial Synaptic Membrane Based on Protonic/Electronic Hybrid Neuromorphic Transistors. *Adv. Biosyst.* **2018**, *2*, 1700198. [\[CrossRef\]](https://doi.org/10.1002/adbi.201700198)
- 18. Liang, X.; Li, Z.; Liu, L.; Chen, S.; Wang, X.; Pei, Y. Artificial synaptic transistor with solution processed InOx channel and AlOx solid electrolyte gate. *Appl. Phys. Lett.* **2020**, *116*, 012102. [\[CrossRef\]](https://doi.org/10.1063/1.5120069)
- 19. Liang, X.; Liu, L.; Cai, G.; Yang, P.; Pei, Y.; Liu, C. Evidence for Pseudocapacitance and Faradaic Charge Transfer in High-Mobility Thin-Film Transistors with Solution-Processed Oxide Dielectrics. *J. Phys. Chem. Lett.* **2020**, *11*, 2765–2771. [\[CrossRef\]](https://doi.org/10.1021/acs.jpclett.0c00583) [\[PubMed\]](https://www.ncbi.nlm.nih.gov/pubmed/32191479)
- 20. Rumelhart, D.E.; Hinton, G.E.; Williams, R.J. Learning representations by back-propagating errors. *Nature* **1986**, *323*, 533–536. [\[CrossRef\]](https://doi.org/10.1038/323533a0)

Disclaimer/Publisher's Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.