MAC97A8 MAC97A6: 1. Product Profile
MAC97A8 MAC97A6: 1. Product Profile
MAC97A8 MAC97A6: 1. Product Profile
Product profile
1.1 General description
Logic level sensitive gate triac intended to be interfaced directly to microcontrollers, logic
integrated circuits and other low power gate trigger circuits.
Product availability:
MAC97A8 in SOT54 (TO-92)
MAC97A6 in SOT54 (TO-92).
1.2 Features and benefits
1.3 Applications
1.4 Quick reference data
MAC97A8; MAC97A6
Logic level triac
Rev. 2 14 September 2011 Product data sheet
T
O
-
9
2
Blocking voltage to 600 V (MAC97A8) RMS on-state current to 0.6 A
Sensitive gate in all four quadrants Low cost package.
General purpose bidirectional switching Phase control applications
Solid state relays.
Table 1. Quick reference data
Symbol Parameter Conditions Typ Max Unit
V
DRM
repetitive peak off-state voltage
MAC97A8
MAC97A6
T
j
= 25 to 125 C 600 V
T
j
= 25 to 125 C 400 V
I
T(RMS)
on-state current (RMS value) full sine wave; T
lead
s 50 C; Figure 5 0.6 A
I
TSM
non-repetitive peak on-state current 8.0 A
MAC97A8_A6 All information provided in this document is subject to legal disclaimers. NXP B.V. 2011. All rights reserved.
Product data sheet Rev. 2 14 September 2011 2 of 13
NXP Semiconductors MAC97A8; MAC97A6
Logic level triac
2. Pinning information
3. Ordering information
Table 2. Pinning - SOT54 (TO-92), simplified outline and symbol
Pin Description Simplified outline Symbol
1 main terminal 2
SOT54 (TO-92)
2 gate
3 main terminal 1
1
3
2
msb033
mbl305
1
3
2
Table 3. Ordering information
Type number Package
Name Description Version
MAC97A8 TO-92 Plastic single-ended leaded (through hole) package; 3 leads SOT54
MAC97A6 TO-92 Plastic single-ended leaded (through hole) package; 3 leads SOT54
MAC97A8_A6 All information provided in this document is subject to legal disclaimers. NXP B.V. 2011. All rights reserved.
Product data sheet Rev. 2 14 September 2011 3 of 13
NXP Semiconductors MAC97A8; MAC97A6
Logic level triac
4. Limiting values
Table 4. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).
Symbol Parameter Conditions Min Max Unit
V
DRM
repetitive peak off-state voltage
MAC97A8
MAC97A6
T
j
= 25 to 125 C 600 V
T
j
= 25 to 125 C 400 V
I
T(RMS)
on-state current (RMS value) full sine wave; T
lead
s 50 C; Figure 5 0.6 A
I
TSM
non-repetitive peak on-state current full sine wave; T
j
= 25 C prior to surge
t = 20 ms 8.0 A
t = 16.7 ms 8.8 A
I
2
t I
2
t for fusing t = 10 ms 0.32 A
2
s
dI
T
/dt repetitive rate of rise of on-state
current after triggering
I
TM
= 1.0 A; I
G
= 0.2 A; dI
G
/dt = 0.2 A/s
T2+ G+ 50 A/s
T2+ G 50 A/s
T2 G 50 A/s
T2 G+ 10 A/s
I
GM
gate current (peak value) t = 2 s max 1 A
V
GM
gate voltage (peak value) t = 2 s max 5 V
P
GM
gate power (peak value) t = 2 s max 5 W
P
G(AV)
average gate power T
case
= 80 C; t = 2 s max 0.1 W
T
stg
storage temperature 40 +150 C
T
j
operating junction temperature 40 +125 C
MAC97A8_A6 All information provided in this document is subject to legal disclaimers. NXP B.V. 2011. All rights reserved.
Product data sheet Rev. 2 14 September 2011 4 of 13
NXP Semiconductors MAC97A8; MAC97A6
Logic level triac
5. Thermal characteristics
5.1 Transient thermal impedance
Table 5. Thermal characteristics
Symbol Parameter Conditions Value Unit
R
th(j-lead)
thermal resistance from junction to lead full cycle 60 K/W
half cycle 80 K/W
R
th(j-a)
thermal resistance from junction to ambient mounted on a printed circuit board;
lead length = 4 mm; Figure 1
150 K/W
Fig 1. Transient thermal impedance from junction to ambient as a function of pulse duration.
003aaa029
t
p
(s)
10
-5
1 10 10
-1
10
-2
10
-4
10
-3
10
2
10
10
3
Z
th(j-a)
(K/W)
1
t
p
P
t
MAC97A8_A6 All information provided in this document is subject to legal disclaimers. NXP B.V. 2011. All rights reserved.
Product data sheet Rev. 2 14 September 2011 5 of 13
NXP Semiconductors MAC97A8; MAC97A6
Logic level triac
6. Characteristics
Table 6. Characteristics
T
j
= 25 C unless otherwise specified
Symbol Parameter Conditions Min Typ Max Unit
Static characteristics
I
GT
gate trigger current V
D
= 12 V; I
T
= 0.1 A; Figure 8
T2+ G+ 1 5 mA
T2+ G 2 5 mA
T2 G 2 5 mA
T2 G+ 4 7 mA
I
L
latching current V
D
= 12 V; I
GT
= 0.1 A; Figure 9
T2+ G+ 1 10 mA
T2+ G 5 10 mA
T2 G 1 10 mA
T2 G+ 2 10 mA
I
H
holding current V
D
= 12 V; I
GT
= 0.1 A; Figure 10 1 10 mA
V
T
on-state voltage I
T
= 0.85 A; Figure 11 1.4 1.9 V
V
GT
gate trigger voltage V
D
= 12 V; I
T
= 0.1 A; Figure 7 0.9 2 V
V
D
= V
DRM
; I
T
= 0.1 A; T
j
= 110 C 0.1 0.7 V
I
D
off-state leakage current V
D
= V
DRM (max)
; T
j
= 110 C 3 100 A
Dynamic characteristics
dV
D
/dt critical rate of rise of
off-state voltage
V
D
= 67% of V
DM(max)
;
T
case
= 110 C; exponential
waveform; gate open circuit;
Figure 12
30 45 V/s
dV
com
/dt critical rate of rise of
commutation voltage
V
D
= rated V
DRM
; T
case
= 50 C;
I
TM
= 0.84 A;
commutating dI/dt = 0.3 A/ms
5 V/s
t
gt
gate controlled turn-on
time
I
TM
= 1.0 A; V
D
= V
DRM(max)
;
I
G
= 25 mA; dI
G
/dt = 5 A/s
2 s
MAC97A8_A6 All information provided in this document is subject to legal disclaimers. NXP B.V. 2011. All rights reserved.
Product data sheet Rev. 2 14 September 2011 6 of 13
NXP Semiconductors MAC97A8; MAC97A6
Logic level triac
o = conduction angle t
p
s 20 ms
Fig 2. Maximum on-state dissipation as a function of
RMS on-state current; typical values.
Fig 3. Maximum permissible non-repetitive peak
on-state current as a function of pulse width
for sinusoidal currents; typical values.
n = number of cycles at f = 50 Hz
Fig 4. Maximum permissible non-repetitive peak
on-state current as a function of number of
cycles for sinusoidal currents; typical values.
Fig 5. Maximum permissible RMS current as a
function of lead temperature; typical values.
= 180
0
0.4
0.8
1.2
0
0.2 0.4 0.6 0.8
I
T(RMS)
(A)
P
tot
30
60
90
120
003aaa036
(W)
003aaa040
10
2
10
10
3
I
TSM
(A)
1
t
p
(s)
10
-5
10
-1
10
-2
10
-4
10
-3
I
TSM
t
I
T
T
p
dl
T
/dt limit
T2- G+ quadrant
10
8
6
4
2
0
1 10 10
2
10
3
I
TSM
(A)
n
003aaa038
003aaa037
T
lead
(C)
0 150 100 50
0.4
0.2
0.6
0.8
I
T(RMS)
(A)
0
MAC97A8_A6 All information provided in this document is subject to legal disclaimers. NXP B.V. 2011. All rights reserved.
Product data sheet Rev. 2 14 September 2011 7 of 13
NXP Semiconductors MAC97A8; MAC97A6
Logic level triac
f = 50 Hz; T
lead
s 50 C
Fig 6. Maximum permissible repetitive RMS on-state
current as a function of surge duration for
sinusoidal currents; typical values.
Fig 7. Normalized gate trigger voltage as a function
of junction temperature; typical values.
Fig 8. Normalized gate trigger current as a function
of junction temperature; typical values.
Fig 9. Normalized latching current as a function of
junction temperature; typical values.
t
surge
(S)
10
-3
10 1 10
-2
003aaa041
1
2
3
I
T(RMS)
(A)
0
T
j
(C)
-60 140 90 -10 40
003aaa039
0.8
0.4
1.2
1.6
0
V
GT(25C)
V
GT
a
V
GT Tj ( )
V
GT 25 C
( )
------------------------ =
T
j
(C)
-60 140 90 -10 40
003aaa030
1
2
3
0
(1)
(2)
(3)
(4)
(1)
(2)
(3)
(4)
I
GT
I
GT(25C)
T
j
(C)
-60 140 90 -10 40
003aaa031
1
2
3
0
I
L
I
L(25C)
a
I
GT Tj ( )
I
GT 25 C
( )
---------------------- = a
I
L Tj ( )
I
L 25 C
( )
------------------ =
MAC97A8_A6 All information provided in this document is subject to legal disclaimers. NXP B.V. 2011. All rights reserved.
Product data sheet Rev. 2 14 September 2011 8 of 13
NXP Semiconductors MAC97A8; MAC97A6
Logic level triac
Fig 10. Normalized holding current as a function of
junction temperature; typical values.
Fig 11. On-state current as a function of on-state
voltage; typical and maximum values.
Fig 12. Critical rate of rise of off-state voltage as a function of junction temperature; typical values.
T
j
(C)
-60 140 90 -10 40
003aaa032
1.0
0.5
1.5
2.0
0
I
H
I
H(25C)
0
0.4
0.8
1.2
1.6
0 0.8 1.6 2.4
003aaa033
I
T
(A)
(A)
V
T
(V)
T
j
= 125 C
T
j
= 25 C
Typ Max
a
I
H Tj ( )
I
H 25 C
( )
------------------- =
003aaa034
T
j
(C)
0 125 100 50 75 25
10
2
10
10
3
dV
D
/dt
(V/s)
1
MAC97A8_A6 All information provided in this document is subject to legal disclaimers. NXP B.V. 2011. All rights reserved.
Product data sheet Rev. 2 14 September 2011 9 of 13
NXP Semiconductors MAC97A8; MAC97A6
Logic level triac
7. Package outline
Fig 13. SOT54 (TO-92).
UNIT A
REFERENCES
OUTLINE
VERSION
EUROPEAN
PROJECTION
ISSUE DATE
IEC JEDEC JEITA
mm
5.2
5.0
b
0.48
0.40
c
0.45
0.38
D
4.8
4.4
d
1.7
1.4
E
4.2
3.6
L
14.5
12.7
e
2.54
e
1
1.27
L
1
(1)
max.
2.5
b
1
0.66
0.55
DIMENSIONS (mm are the original dimensions)
Note
1. Terminal dimensions within this zone are uncontrolled to allow for flow of plastic and terminal irregularities.
SOT54 TO-92 SC-43A
04-06-28
04-11-16
A L
0 2.5 5 mm
scale
b
c
D
b
1
L
1
d
E
Plastic single-ended leaded (through hole) package; 3 leads SOT54
e
1
e
1
2
3
MAC97A8_A6 All information provided in this document is subject to legal disclaimers. NXP B.V. 2011. All rights reserved.
Product data sheet Rev. 2 14 September 2011 10 of 13
NXP Semiconductors MAC97A8; MAC97A6
Logic level triac
8. Revision history
Table 7. Revision history
Document ID Release date Data sheet status Change notice Supersedes
MAC97A8_A6 v.2 20110914 Product data sheet - MAC97A8_A6 v.1
(9397 750 07917)
Modifications: The format of this data sheet has been redesigned to comply with the new identity
guidelines of NXP Semiconductors.
Legal texts have been adapted to the new company name where appropriate.
Package outline drawings have been updated to the latest version.
Section 3 Ordering information added.
MAC97A8_A6 v.1
(9397 750 07917)
20010329 Product specification - -
MAC97A8_A6 All information provided in this document is subject to legal disclaimers. NXP B.V. 2011. All rights reserved.
Product data sheet Rev. 2 14 September 2011 11 of 13
NXP Semiconductors MAC97A8; MAC97A6
Logic level triac
9. Legal information
9.1 Data sheet status
[1] Please consult the most recently issued document before initiating or completing a design.
[2] The term short data sheet is explained in section Definitions.
[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status
information is available on the Internet at URL http://www.nxp.com.
9.2 Definitions
Draft The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. NXP Semiconductors does not give any
representations or warranties as to the accuracy or completeness of
information included herein and shall have no liability for the consequences of
use of such information.
Short data sheet A short data sheet is an extract from a full data sheet
with the same product type number(s) and title. A short data sheet is intended
for quick reference only and should not be relied upon to contain detailed and
full information. For detailed and full information see the relevant full data
sheet, which is available on request via the local NXP Semiconductors sales
office. In case of any inconsistency or conflict with the short data sheet, the
full data sheet shall prevail.
Product specification The information and data provided in a Product
data sheet shall define the specification of the product as agreed between
NXP Semiconductors and its customer, unless NXP Semiconductors and
customer have explicitly agreed otherwise in writing. In no event however,
shall an agreement be valid in which the NXP Semiconductors product is
deemed to offer functions and qualities beyond those described in the
Product data sheet.
9.3 Disclaimers
Limited warranty and liability Information in this document is believed to
be accurate and reliable. However, NXP Semiconductors does not give any
representations or warranties, expressed or implied, as to the accuracy or
completeness of such information and shall have no liability for the
consequences of use of such information.
In no event shall NXP Semiconductors be liable for any indirect, incidental,
punitive, special or consequential damages (including - without limitation - lost
profits, lost savings, business interruption, costs related to the removal or
replacement of any products or rework charges) whether or not such
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.
Notwithstanding any damages that customer might incur for any reason
whatsoever, NXP Semiconductors aggregate and cumulative liability towards
customer for the products described herein shall be limited in accordance
with the Terms and conditions of commercial sale of NXP Semiconductors.
Right to make changes NXP Semiconductors reserves the right to make
changes to information published in this document, including without
limitation specifications and product descriptions, at any time and without
notice. This document supersedes and replaces all information supplied prior
to the publication hereof.
Suitability for use NXP Semiconductors products are not designed,
authorized or warranted to be suitable for use in life support, life-critical or
safety-critical systems or equipment, nor in applications where failure or
malfunction of an NXP Semiconductors product can reasonably be expected
to result in personal injury, death or severe property or environmental
damage. NXP Semiconductors accepts no liability for inclusion and/or use of
NXP Semiconductors products in such equipment or applications and
therefore such inclusion and/or use is at the customers own risk.
Applications Applications that are described herein for any of these
products are for illustrative purposes only. NXP Semiconductors makes no
representation or warranty that such applications will be suitable for the
specified use without further testing or modification.
Customers are responsible for the design and operation of their applications
and products using NXP Semiconductors products, and NXP Semiconductors
accepts no liability for any assistance with applications or customer product
design. It is customers sole responsibility to determine whether the NXP
Semiconductors product is suitable and fit for the customers applications and
products planned, as well as for the planned application and use of
customers third party customer(s). Customers should provide appropriate
design and operating safeguards to minimize the risks associated with their
applications and products.
NXP Semiconductors does not accept any liability related to any default,
damage, costs or problem which is based on any weakness or default in the
customers applications or products, or the application or use by customers
third party customer(s). Customer is responsible for doing all necessary
testing for the customers applications and products using NXP
Semiconductors products in order to avoid a default of the applications and
the products or of the application or use by customers third party
customer(s). NXP does not accept any liability in this respect.
Limiting values Stress above one or more limiting values (as defined in
the Absolute Maximum Ratings System of IEC 60134) will cause permanent
damage to the device. Limiting values are stress ratings only and (proper)
operation of the device at these or any other conditions above those given in
the Recommended operating conditions section (if present) or the
Characteristics sections of this document is not warranted. Constant or
repeated exposure to limiting values will permanently and irreversibly affect
the quality and reliability of the device.
Terms and conditions of commercial sale NXP Semiconductors
products are sold subject to the general terms and conditions of commercial
sale, as published at http://www.nxp.com/profile/terms, unless otherwise
agreed in a valid written individual agreement. In case an individual
agreement is concluded only the terms and conditions of the respective
agreement shall apply. NXP Semiconductors hereby expressly objects to
applying the customers general terms and conditions with regard to the
purchase of NXP Semiconductors products by customer.
No offer to sell or license Nothing in this document may be interpreted or
construed as an offer to sell products that is open for acceptance or the grant,
conveyance or implication of any license under any copyrights, patents or
other industrial or intellectual property rights.
Export control This document as well as the item(s) described herein
may be subject to export control regulations. Export might require a prior
authorization from national authorities.
Document status
[1][2]
Product status
[3]
Definition
Objective [short] data sheet Development This document contains data from the objective specification for product development.
Preliminary [short] data sheet Qualification This document contains data from the preliminary specification.
Product [short] data sheet Production This document contains the product specification.
MAC97A8_A6 All information provided in this document is subject to legal disclaimers. NXP B.V. 2011. All rights reserved.
Product data sheet Rev. 2 14 September 2011 12 of 13
NXP Semiconductors MAC97A8; MAC97A6
Logic level triac
Quick reference data The Quick reference data is an extract of the
product data given in the Limiting values and Characteristics sections of this
document, and as such is not complete, exhaustive or legally binding.
Non-automotive qualified products Unless this data sheet expressly
states that this specific NXP Semiconductors product is automotive qualified,
the product is not suitable for automotive use. It is neither qualified nor tested
in accordance with automotive testing or application requirements. NXP
Semiconductors accepts no liability for inclusion and/or use of
non-automotive qualified products in automotive equipment or applications.
In the event that customer uses the product for design-in and use in
automotive applications to automotive specifications and standards, customer
(a) shall use the product without NXP Semiconductors warranty of the
product for such automotive applications, use and specifications, and (b)
whenever customer uses the product for automotive applications beyond
NXP Semiconductors specifications such use shall be solely at customers
own risk, and (c) customer fully indemnifies NXP Semiconductors for any
liability, damages or failed product claims resulting from customer design and
use of the product for automotive applications beyond NXP Semiconductors
standard warranty and NXP Semiconductors product specifications.
9.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks
are the property of their respective owners.
10. Contact information
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
NXP Semiconductors MAC97A8; MAC97A6
Logic level triac
NXP B.V. 2011. All rights reserved.
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
Date of release: 14 September 2011
Document identifier: MAC97A8_A6
Please be aware that important notices concerning this document and the product(s)
described herein, have been included in section Legal information.
11. Contents
1 Product profile . . . . . . . . . . . . . . . . . . . . . . . . . . 1
1.1 General description . . . . . . . . . . . . . . . . . . . . . 1
1.2 Features and benefits. . . . . . . . . . . . . . . . . . . . 1
1.3 Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
1.4 Quick reference data . . . . . . . . . . . . . . . . . . . . 1
2 Pinning information. . . . . . . . . . . . . . . . . . . . . . 2
3 Ordering information. . . . . . . . . . . . . . . . . . . . . 2
4 Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 3
5 Thermal characteristics . . . . . . . . . . . . . . . . . . 4
5.1 Transient thermal impedance . . . . . . . . . . . . . . 4
6 Characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . 5
7 Package outline . . . . . . . . . . . . . . . . . . . . . . . . . 9
8 Revision history. . . . . . . . . . . . . . . . . . . . . . . . 10
9 Legal information. . . . . . . . . . . . . . . . . . . . . . . 11
9.1 Data sheet status . . . . . . . . . . . . . . . . . . . . . . 11
9.2 Definitions. . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
9.3 Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
9.4 Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 12
10 Contact information. . . . . . . . . . . . . . . . . . . . . 12
11 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13