Adsp 2192

a
Preliminary Technical Data

ADSP-2192 DUAL-CORE DSP FEATURES 320 MIP Dual ADSP-219x DSP in a 144-lead LQFP package with PCI, USB, Sub-ISA, and CardBus Interfaces 3.3V/5V PCI 2.2 Compliant 33MHz / 32-bit Interface with Bus Mastering over four DMA Channels with Scatter-Gather Support Integrated USB 1.1 Compliant Interface AC 97 serial interface supports external modem, handset, and audio codecs Dual 160 MIPS ADSP-219x DSPs with 140K Words of Memory and 4K x 16-bit Shared Data Memory DSP P0 Memory Includes: 64K x 16-bit Data Memory, 16K x 24-bit Program Memory, and Boot ROM DSP P1 Memory Includes: 32K x 16-bit Data Memory, 16K x 24-bit Program Memory, and Boot ROM
DSP Microcomputer ADSP-2192

ADSP-219X DSP CORE FEATURES 6.25 ns Instruction Cycle Time (Internal), for up to 160 MIPS Sustained Performance ADSP-218x Family Code Compatible with the Same Easy to Use Algebraic Syntax Single-cycle Instruction Execution Dual Purpose Program Memory for Both Instruction and Data Storage Fully Transparent Instruction Cache Allows Dual Operand Fetches in Every Instruction Cycle Unified Memory Space Permits Flexible Address Generation, Using Two Independent DAG Units Independent ALU, Multiplier/Accumulator, and Barrel Shifter Computational Units with Dual 40-bit Accumulators
ADSP-219X DSP CORE
INTERRUPT CONTROLLER/ TIMER/FLAGS
P0 MEMORY 16K24 PM 64K16 DM BOOT ROM

ADDR DATA
SHARED MEMORY 4K16 DM

ADDR DATA
P1 MEMORY 16K24 PM 32K16 DM BOOT ROM

ADDR DATA
INTERRUPT CONTROLLER/ TIMER/FLAGS
CACHE 64 X 24-BIT
CACHE 64 X 24-BIT
ADSP-219X DSP CORE
DAG1 4X4X16
DAG2 4X4X16
PROGRAM SEQUENCER PM ADDRESS BUS
PROGRAM SEQUENCER PM ADDRESS BUS
DAG2 4X4X16
DAG1 4X4X16
24
24
DM ADDRESS BUS
24
24
DM ADDRESS BUS
PM DATA BUS BUS CONNECT (PX) DATA REGISTER FILE DM DATA BUS
24 16
24 16
PM DATA BUS DM DATA BUS BUS CONNECT (PX) DATA REGISTER FILE
CORE INTERFACE
CORE INTERFACE
INPUT REGISTERS RESULT REGISTERS ADDR BARREL SHIFTER DATA ADDR DATA ADDR DATA BARREL SHIFTER
INPUT REGISTERS RESULT REGISTERS ALU 16 X 16-BIT
MULT
16 X 16-BIT
ALU
P0 DMA CONTROLLER FIFOS SHARED DSP I/O MAPPED REGISTERS
P1 DMA CONTROLLER FIFOS
MULT
PROCESSOR P0
PROCES SOR P1
GP I/O PINS (& OPTIONAL SERIAL EEPROM)
SERIAL PORT AC'97 COMPLIANT
HOST PORT PCI 2.2 OR USB 1.1 JTAG EMULATION PORT
Figure 1. ADSP-2192 Dual-Core DSP Block Diagram
REV. PrA
This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing.
RY A IN AL M I L NU.S.A. IC E One Technology Way, P .O.Box 9106, Norwood, MA 02062-9106, R Tel:781/329-4700 World Wide Web Site: http://www.analog.com P A CH 2000 E Fax:781/326-8703 Analog Devices,Inc., T DAT
This datasheet has been downloaded from http://www.digchip.com at this page
RY For current information contact Analog Devices at (781) 461-3881 A ADSP-2192 October 2000 N L I M A ADSP-219X CORE FEATURES (CONTINUED) 48K words of on-chip RAM on P1, configured as 32K LI DSP IC E words on-chip 16-bit RAM for Data Memory and 16K N RSingle-Cycle Context Switch Between Two Sets of H P words on-chip 24-bit RAM for Program Memory A C Computational E ATand DAG Registers T 4K words of additional on-chip RAM shared by both Parallel Execution of Computation and Memory D cores, configured as 4K words on-chip 16-bit RAM
Instructions Pipelined Architecture Supports Efficient Code Execution at Speeds up to 160 MIPS Register File Computations with All Non-conditional, Non-parallel Computational Instructions Powerful Program Sequencer Provides Zero- Overhead Looping and Conditional Instruction Execution Architectural Enhancements for Compiled C/C++ Code Efficiency Architecture Enhancements Beyond ADSP-218x Family are Supported with Instruction Set Extensions for Added Registers, Ports, and Peripherals
I N T ER RU PT CO NT R O L L ER / TI M ER/ F LA G S
AD SP -2 1 9x DS P C OR E
CACHE
64 x 2 4 - BI T
D AG 1
4 x 4 x1 6
DAG2
4x 4 x 1 6
PR O G R A M SE Q U E NC E R PM AD D RE S S BU S DM AD D R ES S BU S 24
Flexible power management with selectable power-down and idle modes Programmable PLL supports frequency multiplication, enabling full-speed operation from low-speed input clocks 2.5V internal operation supports 3.3V/5.0V compliant I/O A Host port that supports either PCI (PCI interface and CardBus) or USB (USB 1.1 compliant) interfaces; both with DMA capability Sub-ISA Interface An AC97 port supporting AC97 Revision 2.1 compliant interface for External Audio, Modem, and Handset Codecs with DMA capability Eight dedicated general-purpose I/O pins with integrated interrupt support Each DSP core has a programmable 32-bit interval timer Five DMA channels available on each core Boot methods include booting through PCI port, USB port, or serial EEPROM JTAG Test Access Port supports on-chip emulation and system debugging 144-lead LQFP package (20x20x1.4mm)
24
PM D A T A B U S BUS C ON N E CT ( PX) D AT A R E G I S T ER FI L E I N PU T R EG I ST E RS RE S UL T R EG I ST E RS MULT 16 x 16 -B I T B A RR EL SHI F T ER DM DA T A BU S
24 16
General note
CORE IN T E RF A C E
This data sheet provides preliminary information for the ADSP-2192 Digital Signal Processor.
GENERAL DESCRIPTION
AL U
The ADSP-2192 is a single-chip microcomputer optimized for digital signal processing (DSP) and other high speed numeric processing applications. The ADSP-2192 combines the ADSP-219x family base architecture (three computational units, two data address generators and a program sequencer) into a chip with two core processors. The ADSP-2192 includes a PCI-compatible port, a USB-compatible port, an AC97-compatible port, a DMA controller, a programmable timer, general purpose Programmable Flag pins, extensive interrupt capabilities, and on-chip program and data memory spaces. The ADSP-2192 architecture is code compatible with ADSP-218x family DSPs. Though the architectures are compatible, the ADSP-2192 architecture has many enhancements over the ADSP-218x architecture. The enhancements to computational units, data address genera-
Figure 2. ADSP-219x DSP Core ADSP-2192 DSP FEATURES (CONTINUED)
Two ADSP-219x core processors (P0 and P1) on each ADSP-2192 DSP chip 80K words of on-chip RAM on P0, configured as 64K words on-chip 16-bit RAM for Data Memory and 16K words on-chip 24-bit RAM for Program Memory
RY A IN AL M I EL HNIC R This information applies to a product under development. Its characteristics and specifications are subject to change withP EREV. C PrA A out notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing. T DAT
RY For current information contact Analog Devices at (781) 461-3881 A October ADSP-2192 N 2000 I L M A I program Land tors, IC sequencer make the ADSP-2192 more accumulators, which help with overflow. The shifter perE Neven forms logical and arithmetic shifts, normalization, flexible H and easier to program than the R P ADSP-218x A C denormalization, and derive exponent operations. The DSPs. T E A T shifter can be used to efficiently implement numeric format Indirect D addressing options provide addressing flexibility control, including multiword and block floating-point
premodify with no update, post-modify with update, preand post-modify by an immediate 8-bit, twos-complement value and base address registers for easier implementation of circular buffering. representations. Register-usage rules influence placement of input and results within the computational units. For most operations, the computational units data registers act as a data register file, permitting any input or result register to provide input to any unit for a computation. For feedback operations, the computational units let the output (result) of any unit be input to any unit on the next cycle. For conditional or multifunction instructions, there are restrictions on which data registers may provide inputs or receive results from each computational unit. For more information, see the ADSP-219x DSP Instruction Set Reference. A powerful program sequencer controls the flow of instruction execution. The sequencer supports conditional jumps, subroutine calls, and low interrupt overhead. With internal loop counters and loop stacks, the ADSP-2192 executes looped code with zero overhead; no explicit jump instructions are required to maintain loops. Two data address generators (DAGs) provide addresses for simultaneous dual operand fetches. Each DAG maintains and updates four 16-bit address pointers. Whenever the pointer is used to access data (indirect addressing), it is preor post-modified by the value of one of four possible modify registers. A length value and base address may be associated with each pointer to implement automatic modulo addressing for circular buffers. Page registers in the DAGs allow linear or circular addressing within 64 Kword boundaries of each of the memory pages, but these buffers may not cross page boundaries. Secondary registers duplicate all the primary registers in the DAGs; switching between primary and secondary registers provides a fast context switch. Efficient data transfer in the core is achieved with the use of internal buses: Program Memory Address (PMA) Bus Program Memory Data (PMD) Bus Data Memory Address (DMA) Bus Data Memory Data (DMD) Bus
The ADSP-2192 integrates 64K words of on-chip memory configured as 32K words (24-bit) of program RAM, and 96K words (16-bit) of data RAM. Power-down circuitry is also provided to meet the low power needs of battery operated portable equipment. The ADSP-2192 is available in a 144-lead LQFP package. Fabricated in a high speed, low power, CMOS process, the ADSP-2192 operates with a 6.25-ns instruction cycle time (160 MIPS). All instructions, except two multiword instructions, can execute in a single DSP cycle. The ADSP-2192s flexible architecture and comprehensive instruction set support multiple operations in parallel. For example, in one processor cycle, each DSP core within the ADSP-2192 can: Generate an address for the next instruction fetch Fetch the next instruction Perform one or two data moves Update one or two data address pointers Perform a computational operation
These operations take place while the processor continues to: Receive and/or transmit data through the Host port (PCI or USB interfaces) Receive or transmit data through the AC97 Decrement the two timers
DSP Core Architecture
The ADSP-2192 instruction set provides flexible data moves and multifunction (one or two data moves with a computation) instructions. Every single-word instruction can be executed in a single processor cycle. The ADSP-2192 assembly language uses an algebraic syntax for ease of coding and readability. A comprehensive set of development tools supports program development. Figure 1 on page 1 shows the architecture of the ADSP-219x dual-core DSP. Each core contains three independent computational units: the ALU, the multiplier/accumulator (MAC) and the shifter. The computational units process 16-bit data from the register file and have provisions to support multiprecision computations. The ALU performs a standard set of arithmetic and logic operations; division primitives are also supported. The MAC performs single-cycle multiply, multiply/add and multiply/subtract operations. The MAC has two 40-bit REV. PrA
Program memory can store both instructions and data, permitting the ADSP-2192 to fetch two operands in a single cycle, one from program memory and one from data memory. The DSPs dual memory buses also let the ADSP-2192 core fetch an operand from data memory and the next instruction from program memory in a single cycle.
RY A IN AL M I EL HNIC R This information applies to a product under development. Its characteristics and specifications are subject with3 Pto change A C out notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing. E T DAT
RY For current information contact Analog Devices at (781) 461-3881 A ADSP-2192 October 2000 N L I M A DSP Peripherals Architecture The programmable interval timer generates periodic interLI NIC E rupts. A 16-bit count register (TCOUNT) is decremented Figure onH page 1 shows the DSPs on-chip peripherals, R 1C P every n cycles where n-1 is a scaling value stored in a 16-bit A which E include the T Host port (PCI or USB), AC97 port, register (TSCALE). When the value of the count register A T JTAG test and emulation port, flags, and interrupt D reaches zero, an interrupt is generated and the count regiscontroller.
The ADSP-2192 can respond to up to thirteen interrupts at any given time. A list of these interrupts appears in Table 1. The AC97 Codec port on the ADSP-2192 provides a complete synchronous, full-duplex serial interface. This interface completely supports the AC97 standard. The ADSP-2192 provides up to eight general-purpose I/O pins, which are programmable as either inputs or outputs. These pins are dedicated general purpose Programmable Flag pins. ter is reloaded from a 16-bit period register (TPERIOD).
Memory Architecture
The ADSP-2192 provides 140K words of on-chip SRAM memory. This memory is divided into Program and Data Memory blocks in each DSPs memory map. In addition to the internal memory space, the two cores can address two additional and separate off-core memory spaces: I/O space and shared memory space, as shown in Figure 3 on page 4.
DSP P0 MEMORY MAP

ADD RE S S S HA RE D RA M (16x 4K) 0x02 0F FF 0x02 0000 0x01 F F FF RE S E RV E D 0x01 5000 P RO G RAM RO M , 24x 4K 0x01 4F FF 0x01 4000 0x01 3F FF P RO G RAM RA M , (24x 16K ) 0x01 0000 0x00 F FF F D AT A R AM BL O C K3 (16x 16K ) P AG E 1 S AM E P AG E 2 P AG E 2
DSP P1 MEMORY MAP

ADD RE S S S HA RE D RA M (16x 4K) 0x02 0F FF 0x02 0000 0x01 F F FF RE S E RV E D 0x01 5000 P RO G RAM RO M , 24x 4K 0x01 4F FF 0x01 4000 0x01 3F FF P RO G RAM RA M , (24x 16K ) 0x01 0000 0x00 F FF F
P AG E 1
0x00 C 000 0x00 BF F F
DA T A RA M BL O C K2 (16x 16K ) P AG E 0 DA T A RA M B L O C K1 (16x 16K )
0x00 8000 0x00 7F FF
SHARED DSP I/O MAPPED REGISTERS
RE S E RV E D
A DD RE S S 0xF F FF P AG E 0 DA T A RA M B L O C K1 (16x 16K )
0x00 8000 0x00 7F FF
0x00 4000 0x00 3F FF
P AG E S 0-255 (16x 256 )
0x00 4000 0x00 3F FF
D AT A R AM B L O C K0 (16x 16K )
0x00 0000
0x00 00
D AT A R AM B L O C K0 (16x 16K )
0x00 0000
Figure 3. ADSP-2192 Internal/External Memory, Boot Memory, and I/O Memory Maps
The ADSP-2192s two cores can access 80K and 48K locations that are accessible through two 24-bit address buses, the PMA and DMA buses. The DSP uses slightly different
RY For current information contact Analog Devices at (781) 461-3881 A October ADSP-2192 N 2000 I L M A C LI NI Table 2 on page 5 shows the interrupt vector and mechanisms to generate a 24-bit address for each bus. The E DSP-to-DSP semaphores at reset of each of the peripheral DSP has three functions that support access to the full R H A P memory C interrupts. The peripheral interrupts position in the map. T E A T IMASK and IRPTL register and its vector address depend TheD DAGs generate 24-bit addresses for data fetches on its priority level, as shown in Table 1 on page 5.
from the entire DSP memory address range. Because DAG index (address) registers are 16 bits wide and hold the lower 16-bits of the address, each of the DAGs has its own 8-bit page register (DMPGx) to hold the most significant eight address bits. Before a DAG generates an address, the program must set the DAGs DMPGx register to the appropriate memory page. The Program Sequencer generates the addresses for instruction fetches. For relative addressing instructions, the program sequencer bases addresses for relative jumps, calls, and loops on the 24-bit Program Counter (PC). In direct addressing instructions (two-word instructions), the instruction provides an immediate 24-bit address value. The PC allows linear addressing of the full 24 bit address range. For indirect jumps and calls that use a 16-bit DAG address register for part of the branch address, the Program Sequencer relies on an 8-bit Indirect Jump page (IJPG) register to supply the most significant eight address bits. Before a cross page jump or call, the program must set the program sequencers IJPG register to the appropriate memory page.
Table 1. Interrupt Vector Table Priorit y Vector Address Offset1
Bit
Interrupt
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
1
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
Reset (non-maskable) Powerdown (non-maskable) Kernel interrupt (single step) Stack Status Mailbox Timer Reserved PCI Bus Master DSP-DSP FIFO0 Transmit FIFO0 Receive FIFO1 Transmit FIFO1 Receive Reserved Reserved AC97 Frame
0x00 0x04 0x08 0x0C 0x10 0x14 0x18 0x1C 0x20 0x24 0x28 0x2C 0x30 0x34 0x38 0x3C
Each ADSP-219x DSP core has an on-chip ROM that holds boot routines. For more information, see Booting Modes on page 31.
Interrupts
The interrupt controller lets the DSP respond to thirteen interrupts with minimum overhead. The controller implements an interrupt priority scheme as shown in Table 1 on page 5. Applications can use the unassigned slots for software and peripheral interrupts. The DSPs Interrupt Control (ICNTL) register (shown in Table 3 on page 6) provides controls for global interrupt enable, stack interrupt configuration, and interrupt nesting.
The interrupt vector address values are represented as offsets from address 0x01 0000. This address corresponds to the start of Program Memory in DSP P0 and P1.
Table 2. DSP-to-DSP Semaphores Register Table DSP Core Flag In
Flag Bit
Direction
Function
REV. PrA
RY A IN AL 2 Output DSP-DSP Interrupt M I EL HNIC R This information applies to a product under development. Its characteristics and specifications are subject with5 Pto change A C out notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing. E T DAT
1 Output DSP-DSP Semaphore 1
Output
DSP-DSP Semaphore 0
RY For current information contact Analog Devices at (781) 461-3881 A ADSP-2192 October 2000 N L I M A I Table 2. Table 3. Interrupt Control (ICNTL) register bits LDSP-to-DSP IC Semaphores Register Table E N PR ECH TA DSP Bit Description Flag DirectCore A T D Function 11 Loop stack interrupt enable Bit ion Flag
In
12 1315
Low power idle enable Reserved
3 4 5 6 7 8 9 10 11 12 13 14 15 Output Input Input Input Input Input Input Input Input
Reserved Reserved Reserved Reserved Register Bus Lock DSP-DSP Semaphore 0 DSP-DSP Semaphore 1 DSP-DSP Interrupt Reserved AC97 Register - PDC Bus Access Status PDC Interface Busy Status (write from DSP pending) Reserved Register Bus Lock Status 7 4 5 0 1 2
The IRPTL register is used to force and clear interrupts. On-chip stacks preserve the processor status and are automatically maintained during interrupt handling. To support interrupt, loop, and subroutine nesting, the PC stack is 33-levels deep, the loop stack is eight-levels deep, and the status stack is sixteen-levels deep. To prevent stack overflow, the PC stack can generate a stack level interrupt if the PC stack falls below 3 locations full or rises above 28 locations full. The following instructions globally enable or disable interrupt servicing, regardless of the state of IMASK.
ENA INT; DIS INT;
At reset, interrupt servicing is disabled. For quick servicing of interrupts, a secondary set of DAG and computational registers exist. Switching between the primary and secondary registers lets programs quickly service interrupts, while preserving the DSPs state.
DMA Controller
Interrupt routines can either be nested with higher priority interrupts taking precedence or processed sequentially. Interrupts can be masked or unmasked with the IMASK register. Individual interrupt requests are logically ANDed with the bits in IMASK; the highest priority unmasked interrupt is then selected. The emulation, power down, and reset interrupts are nonmaskable with the IMASK register, but software can use the DIS INT instruction to mask the power down interrupt.
Table 3. Interrupt Control (ICNTL) register bits Bit Description
The ADSP-2192 has a DMA controller that supports automated data transfers with minimal overhead for the DSP core. Cycle stealing DMA transfers can occur between the ADSP-2192s internal memory and any of its DMA capable peripherals. Additionally, DMA transfers can also be accomplished between any of the DMA capable peripherals. DMA capable peripherals include the PCI and AC97 ports. Each individual DMA capable peripheral has a dedicated DMA channel. DMA sequences do not contend for bus access with the DSP core; instead, DMAs steal cycles to access memory. All DMA transfers use the Program Memory (PMA/PMD) buses shown in Figure 1 on page 1.
External Interfaces
03 4 5 6 7 89 10 6
Reserved Interrupt nesting enable Global interrupt enable Reserved MAC biased rounding enable Reserved
There are several different interfaces supported on the ADSP-2192. These include both internal and external interfaces. The three separate PCI configuration spaces are programmable to set up the device in various Plug-and-Play configurations. The ADSP-2192 provides the following types of external interfaces: PCI, USB, Sub-ISA, CardBus, AC97, and serial EEPROM. The following sections discuss those interfaces.
RY A IN AL PC stack interrupt enable M I EL HNIC R This information applies to a product under development. Its characteristics and specifications are subject to change withP EREV. C PrA A out notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing. T DAT
RY For current information contact Analog Devices at (781) 461-3881 A October ADSP-2192 N 2000 I L M A I HostIInterface C L2.2 PCI AC97 2.1 External Codec Interface E N R ADSP-2192 includes a 33MHz, 32 bit bus master PCI The industry standard AC97 serial interface (AC-Link) P The A CH T E interface that is compliant with revision 2.2 of the PCI specincorporates a 7-pin digital serial interface that links comA T D ification. This interface supports the high data rates. pliant codecs to the ADSP-2192. The ACLink implements
USB 1.1 Host Interface.
The ADSP-2192 USB interface enables the host system to configure and attach a single device with multiple interfaces and various endpoint configurations. The advantages of this design include: Programmable descriptors and class-specific command interpreter. An on-chip 8052 compatible MCU allows the user to soft download different configurations and support standard or class-specific commands. Total of 8 user-defined endpoints provided. Endpoints can be configured as either BULK, ISO, or INT and can be grouped and assigned to any interface.
a bi-directional, fixed rate, serial PCM digital stream. It handles multiple input and output audio streams as well as control and status register accesses using a time division multiplex scheme.
Serial EEPROM Interface
The Serial EEPROM for the ADSP-2192 can overwrite the following information which is returned during the USB GET DEVICE DESCRIPTOR command. During the Serial EEPROM initialization procedure, the DSP is responsible for writing the USB Descriptor Vendor ID, USB Descriptor Product ID, USB Descriptor Release Number, and USB Descriptor Device Attributes registers to change the default settings. All descriptors can be changed when downloading the RAM-based MCU re-numeration code, except for the Manufacturer and Product, which are supported in the CONFIG DEVICE and cannot be overwritten or changed by the Serial EEPROM. Vendor ID (0x0456 ADI) Product ID (0x2192) Device Release Number (0x0100) Device Attributes (0x80FA): SP (1=self-powered, 0=bus-powered, default=0); RW (1=have remote wake-up capability, 0=no remote wake-up capability, deafult=0); C[7:0] (power consumption from bus expressed in 2mA units; default = 0xFA 500mA) Manufacturer (ADI) Product (ADI Device)
Sub-ISA Interface
In systems which combine the ADSP-2192 chip with other devices on a single PCI interface, the ADSP-2192 Sub-ISA mode is used to provide a simpler interface which bypasses the ADSP-2192s PCI interface. In this mode the Combo Master assumes all responsibility for interfacing the function to the PCI bus, including provision of Configuration Space registers for the ADSP-2192 system as a separate PnP function. In Sub-ISA Mode the PCI Pins are reconfigured for ISA operation.
CardBus Interface
The CardBus standard provides higher levels of performance than the 16-bit PC Card standard. For example, 32-bit CardBus cards are able to take advantage of internal bus speeds that can be as much as four- to six-times faster than 16-bit PC Cards. This design provides for a compact, rugged card that can be inserted completely within its host computer without any external cabling. Since CardBus performance attains the same high level as the host platform's internal (PCI) system bus, it is an excellent way to add high speed communications to the notebook form factor. In addition, CardBus PC Cards operate at a power-saving 3.3 volts, extending battery life in most configurations. This new 32-bit CardBus technology provides up to 132Mbytes per second of bandwidth. This performance makes CardBus an ideal vehicle to furnish the demands of high throughput communications such as ADSL. CardBus PC Cards generate less heat and consume less power. This is attained by: Low voltage operation at 3.3V. Software control of clock speed. Advanced power management mechanism
Internal Interfaces
The ADSP-2192 provides three types of internal interfaces: registers, codec, and DSP memory buses. The following sections discuss those interfaces.
Register Interface
The register interface allows the PCI interface, USB interface, and both DSPs to communicate with the I/O Registers. These registers map into DSP, PCI, and USB I/O spaces.
Register Spaces
Several different register spaces are defined on the ADSP-2192, as described in the following sections.
PCI Configuration Space
REV. PrA
These registers control the configuration of the PCI Interface. Most of these registers are only accessible via the PCI Bus although a subset is accessible to the DSP for configuration during the boot.
RY For current information contact Analog Devices at (781) 461-3881 A ADSP-2192 October 2000 N L I M A DSP Core DSP memory accesses use BAR2 or BAR3 of each funcLI Register ICSpace E tion. BAR2 is used to access 24-bit DSP memory; BAR3 N Each has an internal register that is accessible with no R DSP H P 16-bit DSP memory. Maps of the BAR2 and A C latency. These registers T are accessible only from within the accesses E BAR3 registers appear in Table 8 on page 14 and Table 9 A T DSP, using the D REG( ) instruction. on page 15.
Peripheral Device Control Register Space
This Register Space is accessible by both DSPs, the PCI, Sub-ISA, and USB Buses. Note that certain sections of this space are exclusive to either the PCI, USB, or Sub-ISA Buses. These registers control the operation of the peripherals of the ADSP-2192. The DSP accesses these registers using the IO( ) instruction.
USB Register Space
The lower half of the allocated space pointed to by each DSP memory BAR is the DSP memory for DSP core P0. The upper half is the memory space associated with DSP core P1. PCI transactions to and from DSP memory use the DMA function within the DSP core. Thus each word transferred to or from PCI space uses a single DSP clock cycle to perform the internal DSP data transfer. Byte-wide accesses to DSP memory are not supported. I/O type accesses are supported via BAR4. Both the control registers accessible via BAR1 and the DSP memory accessible via BAR2 and BAR3 can be accessed with I/O accesses. Indirect access is used to read and write both the control registers and the DSP memory. For the control register accesses, a address register points to the word to be accessed while a separate register is used to transfer the data. Read/write control is part of the address register. Only 16-bit accesses are possible via the I/O space. A separate set of registers is used to perform the same function for DSP memory access. Control for these accesses includes a 24-bit/16-bit select as well as direction control. The data register for DSP memory accesses is a full 24-bits wide. 16-bit accesses will be loaded into the lower 16-bits of the register. Table 10 on page 17 lists the registers directly accessible from BAR4.
Bus Master Interface
These registers control the operation and configuration of the USB Interface. Most of these registers are only accessible via the USB Bus, although a subset is accessible to the DSP.
Card Bus interface
The ADSP-2192s PC Card Bus interface meets the state and timing specifications defined for PCMCIAs PC Card Bus Standard April 1998 Release 6.1. It supports up to three card functions. Multiple function PC cards require a separate set of Configuration registers per function. A primary Card Information Structure common to all functions is required. Separate secondary Card Information Structures, one per function, are also required. Data for each CIS is loaded by the DSP during bootstrap loading. The host PC can read the CIS data at any time. If needed, the WAIT control can be activated to extend the read operation to meet bus write access to the CIS data.
Using the PCI Interface
The ADSP-2192 includes a 33-Mhz, 32-bit PCI interface to provide control and data paths between the part and the host CPU. The PCI interface is compliant with the PCI Local Bus Specification Revision 2.2. The interface supports both bus mastering as well as bus target interfaces. The PCI Bus Power Management Interface Specification Revision 1.1 is supported and additional features as needed by PCI designs are included.
Target/Slave Interface
As a bus master, the PCI interface can transfer DMA data between system memory and the DSP. The control registers for these transfers are available both to the host and to the DSPs. Four channels of bus-mastering DMA are supported on the ADSP-2192. Two channels are associated with the receive data and two are associated with the transmit data. The internal DSPs will typically control initiation of bus master transactions. DMA host bus master transfers can specify either standard circular buffers in system memory or perform scatter-gather DMA to host memory. Each bus master DMA channel includes 4 registers to specify a standard circular buffer in system memory. The Base Address points to the start of the circular buffer. The Current Address is a pointer to the current position within that buffer. The Base Count specifies the size of the buffer in bytes, while the Current Count keeps track of how many bytes need to be transferred before the end of the buffer is reached. When the end of the buffer is reached, the channel can be programmed to loop back to the beginning and continue the transfers. When this looping occurs, a Status bit will be set in the DMA Control Register.
The ADSP-2192 PCI interface contains three separate functions, each with its own configuration space. Each function contains four base address registers used to access ADSP-2192 control registers and DSP memory. Base Address Register (BAR) 1 is used to point to the control registers. The addresses specified in these tables are offsets from BAR1 in each of the functions. PCI memory-type accesses are used to read and write the registers.
RY For current information contact Analog Devices at (781) 461-3881 A October ADSP-2192 N 2000 I L M A LI transferring When IC samples to and from DSP memory, the Scatter-gather DMA uses four registers. In scatter-gather E N PCI DMA controller R H A can be programmed to perform scat- mode the functions of the registers are mapped as follows: P ter-gather C T This mode allows the data to be split up Table 4. Register-Mapping in Scatter-Gather Mode E DMA. A T in memory, and D yet be able to be transferred to and from the ADSP-2192 without processor intervention. In scatter-gather mode, the DMA controller can read the memory address and word count from an array of buffer descriptors called the Scatter-Gather Descriptor (SGD) table. This allows the DMA engine to sustain DMA transfers until all buffers in the SGD table are transferred. To initiate a scatter-gather transfer between memory and the ADSP-2192, the following steps are involved: 1. Software driver prepares a SGD table in system memory. Each descriptor is eight bytes long and consists of an address pointer to the starting address and the transfer count of the memory buffer to be transferred. In any given SGD table, two consecutive SGDs are offset by eight bytes and are aligned on a 4-byte boundary. Each SGD contains: a. Memory Address (Buffer Start) 4 bytes b. Byte Count (Buffer Size) 3 bytes c. End of Linked List (EOL) 1 bit (MSBit) d. Flag 1 bit (MSBit 1) 2. Initialize DMA control registers with transfer specific information such as number of total bytes to transfer, direction of transfer, etc. 3. Software driver initializes the hardware pointer to the SGD table. 4. Engage scatter-gather DMA by writing the start value to the PCI channel Control/Status register. 5. The ADSP-2192 will then pull in samples as pointed to by the descriptors as needed by the DMA engine. When the EOL is reached, a status bit will be set and the DMA will end if the data buffer is not to be looped. If looping is to occur, DMA transfers will continue from the beginning of the table until the channel is turned off. 6. Bits in the PCI Control/Status register control whether an interrupt occurs when the EOL is reached or when the FLAG bit is set.
Standard Circular Buffer Mode Scatter-Gather Mode Function
Base Address Current Address Base Count Current Count
SGD Table Pointer SGD Current Pointer Address SGD Pointer Current SGD Count
In either mode of operation, interrupts can be generated based upon the total number of bytes transferred. Each channel has two 24-bit registers to count the bytes transferred and generate interrupts as appropriate. The Interrupt Base Count register specifies the number of bytes to transfer prior to generating an interrupt. The Interrupt Count register specifies the current number left prior to generating the interrupt. When the Interrupt Count register reaches zero, a PCI interrupt can be generated. Additionally, the Interrupt Count register will be reloaded from the Interrupt Base Count and continue counting down for the next interrupt.
PCI Interrupts
There are a variety of potential sources of interrupts to the PCI host besides the bus master DMA interrupts. A single interrupt pin, INTA is used to signal these interrupts back to the host. The PCI Interrupt Register consolidates all of the possible interrupt sources; the bits of this register are shown in Table 5 on page 9. The register bits are set by the various sources, and can be cleared by writing a 1 to the bit(s) to be cleared.
PCI Control Register.
This register must be initialized by the DSP ROM code prior to PCI enumeration. (It has no effect in ISA or USB mode.) Once the Configuration Ready bit has been set to 1, the PCI Control Register becomes read-only, and further access by the DSP to configuration space is disallowed. The bigs of this register are shown in Table 6 on page 10.
Table 5. PCI Interrupt Register Bit Name Comments
0 1
Reserved Rx0 DMA Channel Interrupt
Reserved Receive Channel 0 Bus Master Transactions
RY A 2 Rx1 DMA Channel Interrupt Receive Channel 1 Bus Master Transactions IN AL M I EL HNIC R This information applies to a product under development. Its characteristics and specifications are subject withREV. PrA 9 Pto change A C out notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing. E T DAT
RY For current information contact Analog Devices at (781) 461-3881 A ADSP-2192 October 2000 N L I M A I Interrupt Table 5. LPCI IC Register (Continued) E N R C H A PBit Name Comments T E A T DDMA Channel Interrupt 3 Tx0 Transmit Channel 0 Bus Master Transactions
4 5 6 7 8 9 10 11 12 13 14 15 Tx1 DMA Channel Interrupt Incoming Mailbox 0 PCI Interrupt Incoming Mailbox 1 PCI Interrupt Outgoing Mailbox 0 PCI Interrupt Outgoing Mailbox 1 PCI Interrupt Reserved Reserved GPIO Wakeup AC97 Wakeup PCI Master Abort Interrupt PCI Target Abort Interrupt Reserved Management. Generally, registers that are unimplemented or read-only in one function are similarly defined in the other functions. Each function contains four base address registers that are used to access ADSP-2192 control registers and DSP memory. Base address register (BAR) 1 is used to access the ADSP-2192 control registers. Accesses to the control registers via BAR1 uses PCI memory accesses. BAR1 requests a memory allocation of 1024 bytes. Access to DSP memory occurs via BAR2 and BAR3. BAR2 is used to access 24-bit DSP memory (for DSP program downloading) while BAR3 is used to access 16-bit DSP memory. BAR4 provides I/O space access to both the control registers and the DSP memory. Table 7 on page 11 shows the configuration space headers for the three spaces. While these are the default uses for each of the configurations, they can be redefined to support any possible function by writing to the class code register of that function during boot. Additionally, during boot time, the DSP can disable one or more of the functions. If only two functions are enabled, they will be functions 0 and 1. If only one function is enabled, it will be function 0.
Interactions Between the Three PCI Configurations
Transmit Channel 1 Bus Master Transactions PCI to DSP Mailbox 0 Transfer PCI to DSP Mailbox 1 Transfer DSP to PCI Mailbox 0 Transfer DSP to PCI Mailbox 1 Transfer
I/O Pin Initiated AC97 Interface Initiated PCI Interface Master Abort Detected PCI Interface Target Abort Detected
Table 6. PCI Control Register Bit Name Comments
1-0
PCI Functions Configured Configuration Ready
00 = one PCI Function enabled, 01= two functions, 10= three functions When 0, disables PCI accesses to the ADSP-2192 (terminated with Retry). Must be set to 1 by DSP ROM code after initializing configuration space. Once 1, cannot be written to 0.
15-3
Reserved
ADSP-2192 PCI Configuration Space
The ADSP-2192 PCI Interface provides three separate configuration spaces, one for each possible function. This document describes the registers in each function, their reset condition, and how the three functions interact to access and control the ADSP-2192 hardware.
Similarities Between the Three PCI Functions
Each function contains a complete set of registers in the predefined header region as defined in the PCI Local Bus Specification Revision 2.2. In addition, each function contains the optional registers to support PCI Bus Power 10
Because the configurations must access and control a single set of resources, potential conflicts can occur between the control specified by the configuration.
RY For current information contact Analog Devices at (781) 461-3881 A October ADSP-2192 N 2000 I L M A LI accesses register or memory location within the ADSP-2192. SimiTarget ICto registers and DSP memory can go E N larly, if IO Space access enable is set, then PCI I/O accesses through any function. As long as the Memory Space access R H A P enable C can be performed via BAR4. bit is set in that function, then PCI memory accesses T E A match the locations programmed into a T whose addresses D Within the Power Management section of the configuration function, BARs 1-3 will be able to read or write any visible
blocks, there are a few interactions. The part will stay in the highest power state between the three configurations.
Table 7. PCI Configuration Space 0, 1, and 2 Address Name Reset Comments
0x010x00 0x030x02
Vendor ID Config 0 Device ID Config 1 Device ID Config 2 Device ID
0x11D4 0x2192 0x219A 0x219E 0x0 0x0 0x0 0x48000 0x0 0x0 0x80 0x0 0x08 0x08 0x08 0x01 0x0 0x0 0x1FF03
Writable from the DSP during initialization Writable from the DSP during initialization Writable from the DSP during initialization Writable from the DSP during initialization Bus Master, Memory Space Capable, I/O Space Capable Bits enabled: Capabilities List, Fast B2B, Medium Decode Writable from the DSP during initialization Writable from the DSP during initialization Read-only
0x050x04 0x070x06 0x08 0x0B0x09 0x0C 0x0D 0x0E 0x0F 0x130x10 0x170x14 0x1B0x18 0x1F0x1C 0x230x20 0x270x24 0x2B- 0x28
Command Register Status Register Revision ID Class Code Cache Line Size Latency Timer Header Type BIST Base Address1 Base Address2 Base Address3 Base Address4 Base Address5 Base Address6 Config 0 Cardbus CIS Pointer
Multifunction bit set Unimplemented Register Access for all ADSP-2192 Registers, Prefetchable Memory 24-bit DSP Memory Access 16-bit DSP Memory Access I/O access for control registers and DSP memory Unimplemented Unimplemented CIS RAM Pointer - Function 0 (Read Only).
REV. PrA
RY A IN L M Config 2 Cardbus CIS Pointer 0x1FD03 CIS RAM Pointer - Function 2 (Read Only). A I EL HNIC R This information applies to a product under development. Its characteristics and specifications are subject with11 Pto change A C out notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing. E T DAT
Config 1 Cardbus CIS Pointer 0x1FE03 CIS RAM Pointer - Function 1 (Read Only).
RY For current information contact Analog Devices at (781) 461-3881 A ADSP-2192 October 2000 N L I M A I Configuration Table 7. Space 0, 1, and 2 (Continued) LPCI IC E N R CH Name PAddress Reset Comments E AT A T D Subsystem Vendor ID 0x2D- 0x2C 0x11D4 Writable from the DSP during initialization
0x2F- 0x2E Config 0 Subsystem Device ID Config 1 Subsystem Device ID Config 2 Subsystem Device ID 0x33- 0x30 0x34 0x3C 0x3D 0x3E 0x3F 0x40 0x41 0x430x42 0x450x44 0x46 0x47 Expansion ROM Base Address Capabilities Pointer Interrupt Line Interrupt Pin Min_Gnt Max_Lat Capability ID Next_Cap_Ptr Power Management Capabilities Power Management Control/Status Power Management Bridge Power Management Data 0x2192 0x219A 0x219E 0x0 0x40 0x0 0x1 0x1 0x4 0x1 0x0 0x6C22 0x0 0x0 0x0 Uses INTA Pin Read-only Read-only Power Management Capability Identifier Read-only Writable from the DSP during initialization Bits 15 and 8 initialized only on Power-up Unimplemented Unimplemented Data Word. BAR3 Mode is typically used for Data Memory Access. Only the 16 MSBs of a Data Word are accessed in 24-bit Blocks; the 8 LSBs are ignored. Writable from the DSP during initialization Writable from the DSP during initialization Writable from the DSP during initialization Unimplemented Read-only
ADSP-2192 PCI Memory Map
The ADSP-2192 On-Chip Memory is mapped to the PCI Address Space. Because some ADSP-2192 Memory Blocks are 24-bits wide (Program Memory) while others are 16-bits (Data Memory), two different footprints are available in PCI Address Space. These footprints are available to each PCI function by accessing different PCI Base Address Registers (BAR). BAR2 supports 24-bit Unpacked Memory Access. BAR3 supports 16-bit Packed Memory Access. In 24-bit (BAR2) Mode, each 32 bits (4 Consecutive PCI Byte Address Locations, which make up one PCI Data word) correspond to a single ADSP-2192 Memory Location. BAR2 Mode is typically used for Program Memory Access. Byte3 is always unused. Bytes[2:0] are used for 24-bit Memory Locations. Bytes[2:1] are used for 16-bit Memory Locations as shown in the example figure. In 16-bit (BAR3) Mode, each 32-bit (4 Consecutive PCI Byte Address Locations) PCI Data word corresponds to two ADSP-2192 Memory Locations. Bytes[3:2] contain one 16-bit Data Word, Bytes[1:0] contain a second 16-bit 12
RY A October IN 2000 L M A I C L E HNI R P EC TA T DA
For current information contact Analog Devices at (781) 461-3881
ADSP-2192
PCI DWORD BYTE3 PCI Byte Address 0x0 0000 BYTE2 BYTE1 BYTE0 DSP Word Address 0x0000 16K x 24-bit Block 0x0 FFFC 0x1 0000 UNUSED 0x3FFF 0x4000 16K x 16-bit Block 0x1 FFFC UNUSED 0x7FFF
BYTE3 IS ALWAYS UNUSED. BYTE0 IS UNUSED BY 16-BIT MEMORY LOCATIONS. ALLOWED BYTE ENABLES: C/BE = 0000 C/BE = 1000
Figure 4. PCI Addressing for 24-bit and 16-bit Memory Blocks in 24-bit Access (BAR2) Mode
PCI DWORD BYTE3 PCI Byte Address Data Word N+1 BYTE2 BYTE1 Data Word N BYTE0 DSP Word Address
0x0 0000 ALL BYTES ARE USED. ALLOWED BYTE ENABLES: C/BE = 1100 C/BE = 0011 C/BE = 0000 Data Word N Data Word N + 1 16K x 24-bit Block 0x0 7FFE 0x0 8000 16K x 16-bit Block 0x0 FFFE UNUSED UNUSED
0x0000
0x3FFF 0x4000
0x7FFF
Figure 5. PCI Addressing for 24-bit and 16-bit Memory Blocks in 16-bit Access (BAR3) Mode.
REV. PrA
RY For current information contact Analog Devices at (781) 461-3881 A ADSP-2192 N L I A Map (BAR2) IM 24-bit PCI DSP Memory C L I N The Complete PCI Address Footprint for the ADSP-2192 RE H P A C DSP Memory Spaces in 24-bit (BAR 2) Mode is as follows: TE DAT Table 8. 24-bit PCI DSP Memory Map (BAR 2 Mode)
Block Byte3 Byte2 Byte1 Byte0
October 2000
Offset
DSP P0 Data RAM Block 0
UNUSED UNUSED : UNUSED
D[15:8] D[15:8] D[15:8] D[15:8] D[15:8] D[15:8] D[15:8] D[15:8] D[15:8] D[15:8] D[15:8] D[15:8] D[23:16] D[23:16] D[23:16] D[23:16] D[23:16] D[23:16] RESERVED RESERVED D[15:8] D[15:8] D[15:8]
D[7:0] D[7:0] D[7:0] D[7:0] D[7:0] D[7:0] D[7:0] D[7:0] D[7:0] D[7:0] D[7:0] D[7:0] D[15:8] D[15:8] D[15:8] D[15:8] D[15:8] D[15:8] RESERVED RESERVED D[7:0] D[7:0] D[7:0]
UNUSED UNUSED UNUSED UNUSED UNUSED UNUSED UNUSED UNUSED UNUSED UNUSED UNUSED UNUSED D[7:0] D[7:0] D[7:0] D[7:0] D[7:0] D[7:0] RESERVED RESERVED UNUSED UNUSED UNUSED
0x0000 0000 0x0000 0004 0x0000 FFFC 0x0001 0000 0x0001 0004 0x0001 FFFC 0x0002 0000 0x0002 0004 0x0002 FFFC 0x0003 0000 0x0003 0004 0x0003 FFFC 0x0004 0000 0x0004 0004 0x0004 FFFC 0x0005 0000 0x0005 0004 0x0005 3FFC 0x0005 4000 0x0007 FFFC 0x0008 0000 0x0008 0004 0x0008 FFFC
DSP P0 Program RAM Block
DSP P0 Program ROM Block
Reserved Space
RESERVED : RESERVED
14
RY For current information contact Analog Devices at (781) 461-3881 A October N 2000 I L A IM C L Table 8. 24-bit PCI DSP Memory Map (BAR 2 Mode) (Continued) E HNI R P Block Byte3 Byte2 Byte1 Byte0 EC ATA T D DSP P1 Data RAM Block 1 UNUSED D[15:8] D[7:0] UNUSED
UNUSED : UNUSED Reserved Space. UNUSED UNUSED : UNUSED DSP P1 Program RAM Block UNUSED UNUSED : UNUSED DSP P1 Program ROM Block UNUSED UNUSED : UNUSED Reserved Space RESERVED : RESERVED
16-bit PCI DSP Memory Map (BAR3)
ADSP-2192
Offset
0x0009 0000 0x0009 0004 0x0009 FFFC 0x000A 0000 0x000A 0004 0x000B FFFC 0x000C 0000 0x000C 0004 0x000C FFFC 0x000D 0000 0x000D 0004 0x000D 3FFC 0x000D 4000 0x000F FFFC
D[15:8] D[15:8] D[15:8] D[15:8] D[15:8] D[23:16] D[23:16] D[23:16] D[23:16] D[23:16] D[23:16] RESERVED RESERVED
D[7:0] D[7:0] D[7:0] D[7:0] D[7:0] D[15:8] D[15:8] D[15:8] D[15:8] D[15:8] D[15:8] RESERVED RESERVED
UNUSED UNUSED UNUSED UNUSED UNUSED D[7:0] D[7:0] D[7:0] D[7:0] D[7:0] D[7:0] RESERVED RESERVED
The Complete PCI Address Footprint for the ADSP-2192 DSP Memory Spaces in 16-bit (BAR 3) Mode is as follows:
Table 9. 16-bit PCI DSP Memory Map (BAR 3 Mode) Block Byte3 Byte2 Byte1 Byte0 Offset
D[15:8] D[15:8] : D[15:8]
D[7:0] D[7:0] D[7:0] D[7:0] D[7:0] D[7:0] D[7:0] D[7:0]
D[15:8] D[15:8] D[15:8] D[15:8] D[15:8] D[15:8] D[15:8] D[15:8]
D[7:0] D[7:0] D[7:0] D[7:0] D[7:0] D[7:0] D[7:0] D[7:0]
0x0000 0000 0x0000 0004 0x0000 7FFC 0x0000 8000 0x0000 8004 0x0000 FFFC 0x0001 0000 0x0001 0004
D[15:8] D[15:8] : D[15:8]
D[15:8] D[15:8] :
REV. PrA
RY A IN D[15:8] D[7:0] D[15:8] D[7:0] 0x0001 7FFC AL M I EL HNIC R This information applies to a product under development. Its characteristics and specifications are subject with15 Pto change A C out notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing. E T DAT
RY For current information contact Analog Devices at (781) 461-3881 A ADSP-2192 N L I A Memory Map (BAR 3 Mode) (Continued) IM PCI Table 9. 16-bit DSP C L I RE CHN A Block Byte3 Byte2 Byte1 Byte0 P T E A Block 3 D[15:8] TP0 Data DSP D[7:0] D[15:8] D[7:0] DRAM
D[15:8] : D[15:8] DSP P0 Program RAM Block D[23:16] D[23:16] : D[23:16] DSP P0 Program ROM Block D[23:16] D[23:16] : D[23:16] Reserved Space RESERVED : RESERVED DSP P1 Data RAM Block 0 D[15:8] D[15:8] : D[15:8] DSP P1 Data RAM Block 1 D[15:8] D[15:8] : D[15:8] Reserved Space. RESERVED : RESERVED DSP P1 Program RAM Block D[23:16] D[23:16] : D[23:16] DSP P1 Program ROM Block D[23:16] D[23:16] : D[23:16] Reserved Space RESERVED : D[15:8] RESERVED D[23:16] RESERVED D[15:8] RESERVED D[15:8] D[15:8] D[15:8] D[23:16] D[23:16] D[23:16] D[15:8] D[15:8] D[15:8] RESERVED D[15:8] D[15:8] RESERVED D[23:16] D[23:16] RESERVED D[15:8] D[15:8] D[7:0] RESERVED D[15:8] RESERVED D[7:0] RESERVED D[7:0] D[7:0] D[7:0] D[15:8] D[15:8] D[15:8] D[7:0] D[7:0] D[7:0] RESERVED D[7:0] D[7:0] RESERVED D[15:8] D[15:8] RESERVED D[7:0] D[7:0] D[15:8] RESERVED D[23:16] RESERVED D[15:8] RESERVED D[15:8] D[15:8] D[15:8] D[23:16] D[23:16] D[23:16] D[15:8] D[15:8] D[15:8] D[7:0] D[15:8] D[15:8] D[15:8] D[23:16] D[23:16] D[7:0] D[15:8] D[15:8] D[7:0] D[15:8] D[7:0]
October 2000
Offset
0x0001 8000 0x0001 8004 0x0001 FFFC 0x0002 0000 0x0002 0004 0x0002 7FFC 0x0002 8000 0x0002 8004 0x0002 9FFC 0x0002 A000 0x0003 FFFC 0x0004 0000 0x0004 0004 0x0004 7FFC 0x0004 8000 0x0004 8004 0x0004 FFFC 0x0005 0000 0x0005 FFFC 0x0006 0000 0x0006 0004 0x0006 7FFC 0x0006 8000 0x0006 8004 0x0006 9FFC 0x0006 A000
16
RY A IN AL RESERVED RESERVED RESERVED RESERVED 0x0007 FFFC M I EL HNIC R This information applies to a product under development. Its characteristics and specifications are subject to change withP EREV. C PrA A out notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing. T DAT
RY For current information contact Analog Devices at (781) 461-3881 A October N 2000 I L A IM C L 16-bit PCI DSP I/O Memory Map (BAR4) E HNI R Base Address (BAR 4) allows indirect access P PCI ARegister C T to E the ADSP-2192 Control and DSP Memory. A Indirect Registers T DMemory The DSP Access Registers accessible
from BAR4 are as follows:
Table 10. 16-bit PCI DSP I/O Space Indirect Access Registers Map (BAR 4 Mode) Offset Name Reset Comments
ADSP-2192
0x03-0x00 0x07-0x04 0x0B-0x08 0x0F-0x0C
Control Register Address Control Register Data DSP Memory Address DSP Memory Data
0x0000 0x0000 0x000000 0x000000
Address and direction control for registers accesses Data for register accesses Address and Direction control for Indirect DSP memory accesses Data for DSP memory accesses
Using the USB Interface
DSP P0 Memory Indirect Address Space occupies PCI BAR4 Space 0x000000 -> 0x01FFFF DSP P1 Memory Indirect Address Space occupies PCI BAR4 Space 0x020000 -> 0x03FFFF All Indirect DSP Memory Accesses are 24-bit or 16-bit Word Accesses.
The ADSP-2192 USB design enables the ADSP-2192 to be configured and attached to a single device with multiple interfaces and various endpoint configurations, as follows: 1. Programmable descriptors and a class-specific command interpreter are accessible through the USB 8052 registers. An 8052-compatible MCU is supported on-board, to enable soft downloading of different configurations, and support of standard or class-specific commands. 2. A total of 8 user-defined endpoints are provided. Endpoints can be configured as BULK, ISO, or INT, and can be grouped
USB DSP Register Definitions
For each endpoint, four registers are defined to provide a memory buffer in the DSP. These registers are defined for each endpoint shared by all defined interfaces, for a total of 4x8 = 32 registers. These registers are read/write by the DSP only.
Table 11. USB DSP Register Definitions Page Address Name Comment
0x0C 0x0C 0x0C 0x0C 0x0C 0x0C 0x0C
0x0-0x3 0x4-0x5 0x6-0x7 0x8-0x9 0x10-0x13 0x14-0x15
DSP Memory Buffer Base Addr DSP Memory Buffer Size DSP Memory Buffer RD Offset DSP Memory Buffer WR Offset DSP Memory Buffer Base Addr DSP Memory Buffer Size
EP4 EP4 EP4 EP4 EP5 EP5
REV. PrA
RY A 0x16-0x17 DSP Memory Buffer RD Offset EP5 IN AL M I EL HNIC R This information applies to a product under development. Its characteristics and specifications are subject with17 Pto change A C out notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing. E T DAT
RY For current information contact Analog Devices at (781) 461-3881 A ADSP-2192 N L I M DSP A IUSB Table 11. Register Definitions (Continued) C L I E N R CH Address PPage Name E AT A T D 0x18-0x19 0x0C DSP Memory Buffer WR Offset
0x0C 0x0C 0x0C 0x0C 0x0C 0x0C 0x0C 0x0C 0x0C 0x0C 0x0C 0x0C 0x0C 0x0C 0x0C 0x0C 0x0C 0x0C 0x0C 0x0C 0x0C 0x0C 0x0C 0x0C 0x0C 0x0C 0x0C 0x0C 0x20-0x23 0x24-0x25 0x26-0x27 0x28-0x29 0x30-0x33 0x34-0x35 0x36-0x37 0x38-0x39 0x40-0x43 0x44-0x45 0x46-0x47 0x48-0x49 0x50-0x53 0x54-0x55 0x56-0x57 0x58-0x59 0x60-0x63 0x64-0x65 0x66-0x67 0x68-0x69 0x70-0x73 0x74-0x75 0x76-0x77 0x78-0x79 0x80-0x81 0x84-0x85 0x86-0x87 0x88-0x89 DSP Memory Buffer Base Addr DSP Memory Buffer Size DSP Memory Buffer RD Offset DSP Memory Buffer WR Offset DSP Memory Buffer Base Addr DSP Memory Buffer Size DSP Memory Buffer RD Offset DSP Memory Buffer WR Offset DSP Memory Buffer Base Addr DSP Memory Buffer Size DSP Memory Buffer RD Offset DSP Memory Buffer WR Offset DSP Memory Buffer Base Addr DSP Memory Buffer Size DSP Memory Buffer RD Offset DSP Memory Buffer WR Offset DSP Memory Buffer Base Addr DSP Memory Buffer Size DSP Memory Buffer RD Offset DSP Memory Buffer WR Offset DSP Memory Buffer Base Addr DSP Memory Buffer Size DSP Memory Buffer RD Offset DSP Memory Buffer WR Offset USB Descriptor Vendor ID USB Descriptor Product ID USB Descriptor Release Number USB Descriptor Device Attributes assigned to this endpoint.
October 2000
Comment
EP5 EP6 EP6 EP6 EP6 EP7 EP7 EP7 EP7 EP8 EP8 EP8 EP8 EP9 EP9 EP9 EP9 EP10 EP10 EP10 EP10 EP11 EP11 EP11 EP11
RY A IN AL Points to the base address for the DSP memory buffer BA[17:0] = Memory Buffer Base Address M I EL HNIC R This information applies to a product under development. Its characteristics and specifications are subject to change with18 P EREV. C PrA A out notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing. T DAT
USB DSP Memory Buffer Base Addr Register
RY For current information contact Analog Devices at (781) 461-3881 A October ADSP-2192 N 2000 I L M A LIDSPN USB Memory USB Descriptor Release Number IC Buffer Size Register E R of the DSP memory buffer assigned to this The Release Number returned in the GET DEVICE P Indicates A CHthe size T E endpoint. DESCRIPTOR command is contained in this register. The T DA DSP can change the Release Number by writing to this reg SZ[15:0] = Memory Buffer Size
USB DSP Memory Buffer RD Pointer Offset Register
The offset from the base address for the read pointer of the memory buffer assigned to this endpoint. RD[15:0] = Memory Buffer RD Offset
ister during the Serial EEPROM initialization. The default Release Number is 0x0100, which corresponds to Version 01.00. R[15:0] = Release Number (default = 0x0100)
USB Descriptor Device Attributes
USB DSP Memory Buffer WR Pointer Offset Register
The offset from the base address for the write pointer of the memory buffer assigned to this endpoint. WR[15:0] = Memory Buffer WR Offset
USB Descriptor Vendor ID
The Vendor ID returned in the GET DEVICE DESCRIPTOR command is contained in this register. The DSP can change the Vendor ID by writing to this register during the Serial EEPROM initialization. The default Vendor ID is 0x0456, which corresponds to Analog Devices, Inc. V[15:0] = Vendor ID (default = 0x0456)
The device-specific attributes returned in the GET DEVICE DESCRIPTOR command are contained in this register. The DSP can change the attributes by writing to this register during the Serial EEPROM initialization. The default attributes are 0x80FA, which correspond to bus-powered, no remote wake-up, and max power = 500mA. SP: 1=self-powered, 0=bus-powered (default = 0) RW: 1=have remote wake-up capability, 0=no remote wake-up capability (default = 0) C[7:0] = power consumption from bus, expressed in 2mA units (default = 0xFA 500mA)
USB Descriptor Product ID
USB DSP MCU Register Definitions
The Product ID returned in the GET DEVICE DESCRIPTOR command is contained in this register. The DSP can change the Product ID by writing to this register during the Serial EEPROM initialization. The default Product ID is 0x2192. P[15:0] = Product ID (default = 0x2192)
MCU registers are defined in four memory spaces that are grouped by the following address ranges: 0x0XXXThis address range defines general purpose USB status and control registers 0x1XXXThis address range defines registers that are specific to endpoint setup and control 0x2XXXThis address range defines the registers used for REGIO accesses to the DSP register space 0x3XXXThis address range defines the MCU program memory write address space
Table 12. USB MCU Register Definitions Address Name Comments
0x0000- 0x0007 0x0008- 0x000F 0x0010- 0x0011 0x0012- 0x0013 0x0014- 0x0015 0x0016- 0x0017 0x0030- 0x0031 0x0032- 0x0033
USB SETUP Token Cmd USB SETUP Token Data USB SETUP Counter USB Control USB Address/Endpoint USB Frame Number USB Serial EEPROM Mailbox 1 USB Serial EEPROM Mailbox 2
8 bytes total 8 bytes total 16 bit counter Miscellaneous control including re-attach Address of device/active endpoint Current frame number Defined by ADI Defined by ADI
RY A IN AL M 0x0034- 0x0035 USB Serial EEPROM Mailbox 3 Defined by ADI I EL HNIC R This information applies to a product under development. Its characteristics and specifications are subject withREV. PrA 19 Pto change A C out notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing. E T DAT
RY For current information contact Analog Devices at (781) 461-3881 A ADSP-2192 N L I M MCU A IUSB Table 12. Register Definitions (Continued) C L I E N R CH A Name PAddress Comments E AT T D 0x1000- 0x1001 USB EP4 Description Configures endpoint
0x1002- 0x1003 0x1004- 0x1005 0x1006- 0x1007 0x1008- 0x1009 0x100A- 0x100B 0x100C- 0x100D 0x100E- 0x100F 0x1010- 0x1011 0x1012- 0x1013 0x1014- 0x1015 0x1016- 0x1017 0x1018- 0x1019 0x101A- 0x101B 0x101C- 0x101D 0x101E- 0x101F 0x1020- 0x1021 0x1040- 0x1043 0x1044- 0x1047 0x1048- 0x104B 0x1060- 0x1063 0x1064- 0x1067 0x1068- 0x106B 0x2000- 0x2001 0x2002- 0x2003 0x3000- 0x3FFF USB EP4 NAK USB EP5 Description USB EP5 NAK USB EP6 Description USB EP6 NAK USB EP7 Description USB EP7 NAK USB EP8 Description USB EP8 NAK USB EP8 Description USB EP9 NAK USB EP10 Description USB EP10 NAK USB EP11 Description USB EP11 NAK USB EP STALL USB EP1 Code Download Base Address USB EP2 Code Download Base Address USB EP3 Code Download Base Address USB EP1 Code Current Write Pointer Offset USB EP2 Code Current Write Pointer Offset USB EP3 Code Current Write Pointer Offset USB Register I/O Address USB Register I/O Data USB MCU Program Memory Counter Configures endpoint Counter Configures endpoint Counter Configures endpoint Counter Configures endpoint Counter Configures endpoint Counter Configures endpoint Counter Configures endpoint Counter Policy
October 2000
Starting address for code download on endpoint 1 Starting address for code download on endpoint 2 Starting address for code download on endpoint 3 Current write pointer offset for code download on endpoint 1 Current write pointer offset for code download on endpoint 2 Current write pointer offset for code download on endpoint 3
20
RY For current information contact Analog Devices at (781) 461-3881 A October ADSP-2192 N 2000 I L M A LIEndpoint USB USB Endpoint 3 Code Download Base Address ICDescription Register E N Register R H description endpoint register provides the USB core P The A C T This register contains an 18 bit address which corresponds E information with about the endpoint type, direction, and T DA to the starting location for DSP code download on max packet size. This register is read/write by the MCU
only. This register is defined for endpoints 4-11. PS[9:0] MAX Packet Size for endpoint LT[1:0] Last transaction indicator bits: 00 = Clear, 01 = ACK, 10 = NAK, or 11 = ERR TY[1:0] Endpoint type bits: 00 = DISABLED, 01 = ISO, 10 = Bulk, or 11 = Interrupt DR Endpoint direction bit: 1 = IN or 0 = OUT TB Toggle bit for endpoint. Reflects the current state of the DATA toggle bit. endpoint 3. This register is read/write by the MCU only.
USB Endpoint 1 Code Current Write Pointer Offset Register
This register contains an 18 bit address which corresponds to the current write pointer offset from the base address register for DSP code download on endpoint 1. The sum of this register and the EP1 Code Download Base Address Register represents the last DSP PM location written. This register is read by the MCU only and is cleared to 3FFFF (-1) when the Endpoint 1 Code Download Base Address Register is updated.
USB Endpoint NAK Counter Register
This register records the number of sequential NAKs that have occurred on a given endpoint. This register is defined for endpoints 4-11. This register is read/write by the MCU only. N[3:0] NAK counter. Number of sequential NAKs that have occurred on a given endpoint. When N[3:0] is equal to the base NAK counter NK[3:0], a zero-length packet or packet less that maxpacketsize will be issued. ST 1 = Endpoint is stalled
This register contains an 18 bit address which corresponds to the current write pointer offset from the base address register for DSP code download on endpoint 2. The sum of this register and the EP2 Code Download Base Address Register represents the last DSP PM location written. This register is read by the MCU only and is cleared to 3FFFF (-1) when the Endpoint 2Code Download Base Address Register is updated.
USB Endpoint Stall Policy Register
This register contains NAK count and endpoint FIFO error policy bit. The STALL status bits for endpoints 1-3 are included as well. This register is read/write by the MCU only. ST[3:1] 1 = Endpoint is stalled. ST[1] maps to endpoint 1, ST[2] maps to endpoint 2, etc. NK[3:0] Base NAK counter. Determines how many sequential NAKs are issued before sending zero length packet on any given endpoint. FE FIFO error policy. 1 = When endpoint FIFO is overrun/underrun, STALL endpoint
This register contains an 18 bit address which corresponds to the current write pointer offset from the base address register for DSP code download on endpoint 3. The sum of this register and the EP3 Code Download Base Address Register represents the last DSP PM location written. This register is read by the MCU only and is cleared to 3FFFF (-1) when the Endpoint 3Code Download Base Address Register is updated.
USB SETUP Token Command Register
USB Endpoint 1 Code Download Base Address Register
This register is defined as 8 bytes long and contains the data sent on the USB from the most recent SETUP transaction. This register is read by the MCU only.
USB SETUP Token Data Register
This register contains an 18 bit address which corresponds to the starting location for DSP code download on endpoint 1. This register is read/write by the MCU only.
USB Endpoint 2 Code Download Base Address Register
This register contains an 18 bit address which corresponds to the starting location for DSP code download on endpoint 2. This register is read/write by the MCU only.
REV. PrA
If the most recent SETUP transaction involves a data OUT stage, this register is defined as 8 bytes long and contains the data sent on the USB during the data stage. This is also where the MCU will write data to be sent in response to a SETUP transaction involving a data IN stage. This register is read/write by the MCU only.
RY For current information contact Analog Devices at (781) 461-3881 A ADSP-2192 October 2000 N L I M A USB SETUP INT = Active interrupt for the 8052 MCU LI Counter IC Register E N ISE = Current interrupt is for a SETUP token This provides information as the total size of the R register H P A C setup transaction data stage. This register is read/write by T IIN = Current interrupt is for an IN token A TE only. the MCU D IOU = Current interrupt is for an OUT token
C[3:0] Total amount of data (bytes) to be sent/received during the data stage of the SETUP transaction ER = Error in the current SETUP transaction. Generate STALL condition on EP0.
USB Register I/O Address Register USB Address/Endpoint Register
This register contains the address of the ADSP-2192 register that is to be read/written. This register is read/write by the MCU only. A[15] Start ADSP-2192 read/write cycle A[14] 1 = WRITE, 0 = READ A[13:0] ADSP-2192 address to read/write
This register contains the USB address and active endpoint. This register is read/write by the MCU only. A[6:0] USB address assigned to device EP[3:0] USB last active endpoint
USB Frame Number Register
USB Register I/O Data Register
This register contains the last USB frame number. This register is read by the MCU only. FN[10:0] USB frame number
This register contains the data of the ADSP-2192 register which has been read or is to be written. This register is read/write by the MCU only. D[15:0] During READ this register contains the data read from the ADSP-2192, during WRITE this register is the data to be written to the ADSP-2192
General USB Device Definitions
These definitions define the USB device descriptor, device config, and device endpoints.
CONFIG DEVICE DEFINITION
USB Control Register
This register controls various USB functions. This register is read/write by the MCU only. MO 1 = MCU has completed boot sequence and is ready to respond to USB commands DI 1 = Disconnect CONFIG device and enumerate again using the downloaded MCU configuration BB 1 = After reset boot from MCU RAM; 0 = after reset boot from MCU ROM
FIXED ENDPOINTS CONTROL ENDPOINT 0 Type: Control Dir: Bi-directional Maxpacketsize: 8
CONFIG DEVICE Device Descriptor
Note: Offset fields 8-13 are user-definable via Serial EEPROM
Table 13. CONFIG DEVICE Device Descriptor Offset Field Description Value
0 1 2-3 4 5 6 7 8-9
bLength bDescriptorType bcdUSB bDeviceClass bDeviceSubClass bDeviceProtocol bMaxPacketSize idVendor (L)
Length = 18 bytes Type = DEVICE USB Spec 1.1 Device class vendor specific Device sub-class vendor specific Device protocol vendor specific Max packet size for EP0 = 8 bytes Vendor ID (L) = 0456 ADI
0x12 0x01 0x0110 0xFF 0xFF 0xFF 0x08 0x0456
RY A N L 12 - 13 bcdDevice (L) Device release number = 1.00 0x0100MI A I C L I N RE REV. HPrA This information applies to a product under development. Its characteristics and specifications are subject to change with22 P A C out notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing. TE DAT
10 - 11 idProduct (L) Product ID (L) = ADSP-2192 0x2192
RY For current information contact Analog Devices at (781) 461-3881 A October N 2000 I L A IM C L Table 13. CONFIG DEVICE Device Descriptor (Continued) E HNI R P Offset A C Description TE DAT Field 14 iManufacturer Manufacturer index string
15 16 17 iProduct iSerialNumber bNumConfigurations Product index string Serial number index string Number of configurations = 1
ADSP-2192
Value
0x01 0x02 0x00 0x01
Table 14. CONFIG DEVICE Configuration Descriptor Offset Field Description Value
0 1 2 3 4 5 6 7 8
bLength bDescriptorType wTotalLength (L) wTotalLength (H) bNumInterfaces bConfigurationValue iConfiguration bmAttributes MaxPower
Descriptor Length = 9 bytes Descriptor Type = Configuration Total Length (L) Total Length (H) Number of Interfaces Configuration Value Index of string descriptor (None) Bus powered, no wake-up Max power = 500mA
0x09 0x02 0x12 0x00 0x01 0x01 0x00 0x80 0xFA
Note: Offset fields 7-8 are user definable via Serial EEPROM
Table 15. CONFIG DEVICE String Descriptor Index 0 Offset Field Description Value
0 1 2
bLength bDescriptorType wLANGID[0]
Descriptor Length = 4 bytes Descriptor Type = String LangID = 0409 (US English)
0x04 0x03 0x0409
Table 16. CONFIG DEVICE Descriptor Index 1 (Manufacturer) Offset Field Description Value
0 1 2-19
bLength bDescriptorType bString
Descriptor Length = 20 bytes Descriptor Type = String ADI
0x14 0x03
REV. PrA
RY For current information contact Analog Devices at (781) 461-3881 A ADSP-2192 N L I M CDEVICE A ICONFIG Table 17. String Descriptor Index 2 (Product) L I E N R CH Field POffset Description E AT A T D bLength 0 Descriptor Length = 34 bytes
1 2-31 bDescriptorType bString Descriptor Type = String ADI USB Device
Endpoint 0 Definition
October 2000
Value
0x22 0x03
Configuration 0, 1, and 2 Device Definition
FIXED ENDPOINTS CONTROL ENDPOINT 0 Type: Control Dir: Bi-directional Maxpacketsize: 8 BULK OUT ENDPOINT 1, 2, 3 = Used for code download to DSP Type: Bulk Dir: OUT Maxpacketsize: 64 PROGRAMMABLE ENDPOINTS: 4 5 6 7 8 9 10 11 Programmable in: Type: via USB Endpoint Description Register Direction: via USB Endpoint Description Register Maxpacket size: via USB Endpoint Description Register Memory Allocation: via DSP Memory Buffer Base Addr, DSP Memory Buffer Size, DSP Memory Buffer RD Pointer Offset, DSP Memory Buffer Write Pointer Offset Registers
In addition to the normally defined USB standard device requests, the following vendor specific device requests are supported with the use of EP0. These requests are issued from the host driver via normal SETUP transactions on the USB.
USB MCU Code Download
Address <15:0> is the first address to begin code download to; the address is incremented automatically after each byte is written. USB MCUCODE is a three-stage control transfer with an OUT data stage. Stage 1 is the SETUP stage, stage 2 is the data stage involving the OUT packet, and stage 3 is the status stage. The length of the data stage is determined by the driver and is specified by the total length of the MCU code to be downloaded. See Table 18 on page 24 for details about the USB MCUCODE (code download) fields.
USB REGIO (Write)
Note: The GENERIC endpoints are shared between all interfaces.
Address <15:15> = 1 indicates a write to the MCU register space; Address <15:15> = 0 indicates a write to the DSP register space. When accessing DSP register space, the MCU must write the data to be written into the USB Register I/O Data register and write the address to be written to the USB Register I/O Address register. Bit 15 of the USB Register I/O Address register starts the transaction and bit 14 is set to one to indicate a WRITE. USB REGIO (register write) is a three-stage control transfer with an OUT data stage. Stage 1 is the SETUP stage, stage 2 is the data stage involving the OUT packet, and stage 3 is the status stage. See Table 19 on page 25 for details about the USB REGIO (register write) fields.
Table 18. USB MCUCODE (Code Download) Offset Field Size Value Description
0 1 2 3 4 24
bmRequest bRequest wValue (L) wValue (H)
1 1 1 1
0x40 0xA1 XXX XXX
Vendor Request, OUT USB MCUCODE Address <0:7> Address <8:15>
RY A wIndex (L) 1 0x00 IN AL M I EL HNIC R This information applies to a product under development. Its characteristics and specifications are subject to change withP EREV. C PrA A out notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing. T DAT
RY For current information contact Analog Devices at (781) 461-3881 A October N 2000 I L A IM C L Table 18. USB MCUCODE (Code Download) (Continued) E HNI R P Offset A C Size Value Description TE DAT Field 5 wIndex (H) 1 0x00
6 7
1 2
ADSP-2192
wLength (L) wLength (H)
1 1
0xXX1 0xYY2
Length = XX bytes Length = YY bytes
XX is user-specified. YY is user-specified.
Table 19. USB REGIO (Register Write) Offset Field Size Value Description
0 1 2 3 4 5 6 7
bmRequest bRequest wValue (L) wValue (H) wIndex (L) wIndex (H) wLength (L) wLength (H)
1 1 1 1 1 1 1 1
0x40 0xA0 XXX XXX 0x00 0x00 0x02 0x00
Vendor Request, OUT USB REGIO Address <0:7> Address <8:15>
Length = 02 bytes
USB REGIO (Read)
DSP Code Download
Address <15:15> = 1 indicates a read to the MCU register space; Address <15:15> = 0 indicates a read to the DSP register space. When accessing DSP register space, the MCU must write the address to be read to the USB Register I/O Address register. Bit 15 of the USB Register I/O Address register starts the transaction, and bit 14 is set to zero to indicate a READ. The data read will be placed into the USB Register I/O Data register. USB REGIO (register read) is a three-stage control transfer with an IN data stage. Stage 1 is the SETUP stage, stage 2 is the data stage involving the IN packet, and stage 3 is the status stage. See Table 20 on page 25 for details about the USB REGIO (register read) fields.
Table 20. USB REGIO (Register Read) Offset Field Size
Since EP0 only has a max packet size of 8, downloading DSP code on EP0 can be inefficient when operating on a UHCI controller which only allows fixed amount of control transactions per frame. Therefore, to gain better throughput for code download, downloading of DSP code involves synchronizing a control SETUP command on EP0 with BULK OUT commands on endpoints 1, 2, or 3. Each endpoint has an associated DSP download address that is set by using USB REGIO (Write) command.
Value
Description
0 1 2 REV. PrA
bmRequest bRequest
1 1
0xC0 0xA0
Vendor Request, IN USB REGIO
RY A wValue (L) 1 XXX Address <0:7> IN AL M I EL HNIC R This information applies to a product under development. Its characteristics and specifications are subject with25 Pto change A C out notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing. E T DAT
RY For current information contact Analog Devices at (781) 461-3881 A ADSP-2192 N L I M REGIO A (Register Read) (Continued) IUSB Table 20. C L I RE CHNField POffset Size Value Description E AT A T D wValue (H) 3 1 XXX Address <8:15>
4 5 6 7 wIndex (L) wIndex (H) wLength (L) wLength (H) 1 1 1 1 0x00 0x00 0x02 0x00 General Comments: Length = 02 bytes
October 2000
Since there are three possible interfaces supported, each interface has its own DSP download address and uses its own BULK pipe to download code. The driver for each interface must set the download address before beginning to use the BULK pipe to download DSP code. The download address will auto-increment as each byte of data is sent on the BULK pipe to the DSP. DSP instructions are three bytes long, and USB BULK pipes have even-number packet sizes. The instructions to be downloaded must be formatted into four-byte groups with the least significant byte always zero. The USB interface strips off the least significant byte and formats the DSP instruction properly before writing it into the program memory. For example, to write the three-byte opcode 0x400000 to DSP program memory, the driver sends 0x40000000 down the BULK pipe. The following example illustrates the proper order of commands and synchronizing that the driver must follow. 1. Device enumerates with two interfaces. Each interface has the capability to download DSP code and can initiate at any time. 2. The driver for interface 1 begins code download by sending the USB REGIO (Write) command with the starting download address. The driver must wait for this command to finish before starting code download. 3. The driver for interface 2 begins code download by sending the USB REGIO (Write) command with the starting download address. The driver must wait for this command to finish before starting code download. 4. Each driver now streams the code to be downloaded to the DSP: driver 1 onto BULK EP1 for interface 1, and driver 2 onto BULK EP2 for interface 2. The code is written to the DSP in 3-byte instructions starting at the location specified by the USB REGIO (Write) command. The driver must wait for each command to finish before sending a new code download address. 5. If there is more code to be downloaded at a different starting address, the driver begins the entire sequence again, using steps 1-4. 26
DSP code download is only available after the ADSP-2192 has re-enumerated using the MCU soft firmware. The DSP code download command will not be available in the MCU boot ROM for the default CONFIG device. After setting the download addresses using the USB REGIO (Write) command, code download can be initiated for any length using normal BULK traffic.
Example Initialization Process
After attachment to the USB bus, the ADSP-2192 identifies itself as a CONFIG device with one endpoint(s), which refers to its one control, EP0. This will cause a generic user-defined CONFIG driver to load. The CONFIG driver downloads appropriate MCU code to setup the MCU, which includes the specific device descriptors, interfaces, and endpoints. The external Serial EEPROM is read by the DSP and transferred to the MCU. The CONFIG driver through the control EP0 pipe generates a register read to determine the configuration value. Based on this configuration code, the host downloads the proper USB configurations to the MCU. Finally the driver writes the USB Control Register, causing the device to disconnect and then reconnect so the new downloaded configuration is enumerated by the system. Upon enumeration, each interface loads the appropriate device driver. An example of this procedure is configuring the ADSP-2192 to be an ADSL modem and a FAX modem. 1. ADSP-2192 device is attached to USB bus. System enumerates the CONFIG device in the ADSP-2192 first. A user-defined driver is loaded. 2. The user-defined driver reads the device descriptor, which identifies the card as an ADSL/FAX modem. 3. The user-defined driver downloads USB configuration and MCU code to the MCU for interface 1, which is the ADSL modem.
RY For current information contact Analog Devices at (781) 461-3881 A October ADSP-2192 N 2000 I L M A I 4. L Configuration IC specifies which endpoints are used (and Table 22. Typical Configuration for FAX Modem E N their definitions). A typical configuration for ADSL R P Eappears A 21. CH in End Max Table T Comment Type A T Point Packet 5. TheD user-defined driver downloads USB configuration
for interface 2, which is the FAX modem. Configuration specifies which endpoints are used and their definitions. A typical configuration for FAX appears in Table 22. 6. The user-defined driver now writes the USB Config Register, which causes the device to disconnect and reconnect. The system enumerates all interfaces and loads the appropriate drivers. 7. ADSL driver downloads code to DSP for ADSL service. DSP also initializes the USB Endpoint Description Register, DSP Memory Buffer Base Addr Register, DSP Memory Buffer Size Register, DSP Memory Buffer RD Pointer Offset, and DSP Memory Buffer WR Pointer Offset registers for each endpoint. Endpoints can only be used when these registers have been written. ADSL service is now available. 8. FAX driver downloads code to DSP for FAX service. DSP also initializes the USB Endpoint Description Register, DSP Memory Buffer Base Addr Register, DSP Memory Buffer Size Register, DSP Memory Buffer RD Pointer Offset, and DSP Memory Buffer WR Pointer Offset registers for each endpoint. Endpoints can only be used when the above registers have been written. FAX service is now available.
ADSP-2192 USB Data Pipe Operations
2 7 8 9
BULK OUT BULK IN BULK OUT INT IN
64 64 64 16
DSP CODE FAX RCV FAX XMT STATUS
The USB data FIFOs for these generic endpoints exist in DSP memory space. For each endpoint, there exist the following memory buffer registers: Base Address (18 bits) Size (16 bits) - Offset from the Base Address Read Offset (16 bits) - Offset from the Base Address Write Offset (16 bits) - Offset from the Base Address
As part of initialization, the DSP code sets up these FIFOs before USB data transactions for these endpoints can begin. DSP memory addresses cannot exceed 18 bits (0x000000 0x03FFFF). When setting up these USB FIFOs, Base+Size/Read Off-set/ Write Offset cannot be greater than 18 bits. The DSP memory interface on the ADSP-2192 only allows reads/writes of 16-bit words. It cannot handle byte transactions. Therefore, a 64 byte maxpacketsize means 32 DSP words. A single byte cannot be transferred to/from the DSP. Endpoint 0 does not have this limitation. Since these FIFOs exist in DSP memory, the DSP shares some pointer management tasks with the USB core. For OUT transactions, the write pointer is controlled by the USB core, while the read pointer is governed by the DSP. The opposite is true for IN transactions. Both the write and read pointers for each memory buffer would start off at zero. All USB buffers operate in a circular fashion. Once a pointer reaches the end of the buffer, it will need to be set back to zero.
OUT Transactions (Host -> Device)
All data transactions involving the generic endpoints (4-11) stream data into and out of the DSP memory via a dedicated USB hardware block. This hardware block manages all USB transactions for these endpoints and serves as a conduit for the data moving to and from the DSP memory FIFOs. There is no MCU involvement in the management of these data pipes.
Table 21. Typical Configuration for ADSL Modem End Point Type Max Packet Comment
1 4 5 6
BULK OUT BULK IN BULK OUT INT IN
64 64 64 16
DSP CODE ADSL RCV ADSL XMT STATUS
When an OUT transaction arrives for a particular endpoint, the USB core calculates the difference between the write and read pointers to determine the amount of room available in the FIFOs. If all of the OUT data arrives and the write pointer never catches up to the read pointer, that data is Backed and the USB core updates the Memory Buffer Write Offset register. If at any time during the transaction the two pointers collide, the USB block responds with a NAK indicating that the host must re-send the same data packet; in that case, the write pointer remains unchanged.
REV. PrA
RY For current information contact Analog Devices at (781) 461-3881 A ADSP-2192 October 2000 N L I M A the Endpoint Stall Policy register that can be programmed If for some reason C host sends more data than the maxLI the I the E with a value indicating how many NAK's should be sent packetsize, USB core accepts it, as long as there is N R room H in the P prior to transmitting a short packet. This allows flexibility sufficientC FIFO. A T E in determining how IRPs are retired via short packets. A T Since the DSP controls the read pointer, it must perform a D Since the DSP controls the write pointer, it must determine similar calculation to determine if there is sufficient data in
the FIFO to begin processing. Once it has consumed some amount of data, the DSP will need to update the Memory Buffer Read Offset register.
IN Transactions (Host <- Device)
if there is sufficient room in the FIFO for placing new data. Once it has completed writes to the FIFO, it needs to update the Memory Buffer Write Offset register.
Sub-ISA Interface
When an IN transaction arrives for a particular endpoint, the USB core once again computes how much read data is available in the FIFO. It also determines if the amount of read data is greater than or equal to the maxpacketsize. If both conditions are met, the USB core will transfer the data. Upon receiving ACK from the host, the USB core updates the Memory Buffer Read Offset register. If the amount of read data is less than the maxpacketsize (a short packet), the USB core determines whether to send the data based upon a NAK count limit. This is a 4-bit field in
Table 23. Sub-ISA (PCI) Pin Descriptions Pin Name PCI Direction1 ISA Alias
In systems which combine the ADSP-2192 chip with other devices on a single PCI interface, the ADSP-2192 Sub-ISA mode is used to provide a simpler interface (to a PCI function ASIC), which bypasses the ADSP-2192s PCI interface. In this mode, the Combo Master assumes all responsibility for interfacing the function to the PCI bus, including provision of Configuration Space registers for the ADSP-2192 system as a separate PnP function. In Sub-ISA Mode the PCI Pins are reconfigured for ISA operation, as follows.
ISA Direction
ISA Description.
AD[15:0] AD[18:16] AD[31:22] RST CBE0 CBE1 CBE2 INTA AD21 AD20 AD19 PME CLK CLKRUN CLKRUN
1
In/Out In/Out In/Out In In/Out In/Out In/Out Out (o/d) In/Out In/Out In/Out Out (o/d) In In/Out Out
ISAD[15:0] ISAA[3:1] Unused RST IOW IOR AEN IRQ PDW1 PDW0 PME_EN PMERQ Unused IOCHRDY IOCHRDY
In/Out In In In In In In Out In In In Out (o/d) In Out Out
Data Register Address Tie to GND in Sub-ISA Mode Reset Write Strobe Read Strobe Chip Select (Access Enable) (CMOS) Interrupt (Active High) PCI D-state MSB (inverted) Power-Down PCI D-state LSB (inverted) Power-Down PME Enable Power Management Event Tie to GND in Sub-ISA Mode IO Ready Acknowledge
o/d = Open Drain
In Sub-ISA mode, the ADSP-2192s PCI protocol is replaced with an ISA-like, asynchronous protocol controlled by the strobes IOR, IOW and AEN. Access is 28
possible only to the PCI Base Address 4 (BAR4) Registers (the InDirect Access Registers). The Sub-ISA Address Map is shown in Table 23 on page 28.
RY For current information contact Analog Devices at (781) 461-3881 A October ADSP-2192 N 2000 I L M A I C input (to be derived from PCI RST and Deassertion of PDW1 high causes a wake-up of the DSP. AnL active low IRST E N possible other and an active-high IRQ interrupt The PME_EN output from the Combo Master should R H sources) P output A C are available. Power Management is handled by the reflect the current PCI function PME_EN bit and should T E Ainputs PDW10/PME_EN and the T ADSP-2192 be connected to the ADSP-2192 AD20 pin. The PMI_EN D bit should be set to enable interrupt and wake-up of the ADSP-2192 output PMERQ. PDW10 should be the
inversion of the PCI power state in the functions PMCSR register. PDW1 is connected to AD21, and PDW0 is connected to AD20. Assertion of PDW1 low signals a power-down interrupt to the DSP.
Table 24. Sub-ISA Indirect Access Registers ISAA[3:1] Name Reset Comments
DSP upon any change of the PME_EN state. If PME_EN is turned off, the DSPs can wake up if necessary and then power themselves and the ADSP-2192 completely down (clocks stopped).
0x0 0x1 0x2 0x3 0x5-0x4 0x7-0x6
Control Register Address Reserved Control Register Data Reserved DSP Memory Address DSP Memory Data
0x0000
Address and direction control for registers accesses
0x0000
Data for register accesses
0x000000 0x000000
Address and direction control for DSP memory accesses Data for DSP memory accesses.
AC97 Codec Interface to DSP Memory
PCI Interface to DSP Memory
The PCI interface can directly access the DSP memory space using DMA transfers. The transactions can be either slave transfers, in which the host initiates the transaction, or master transfers, in which the ADSP-2192 initiates the PCI transaction. The registers that control PCI DMA transfers are accessible from both the DSP (on the Peripheral Device Control Bus) and the PCI Bus. The PCI/Sub-ISA Bus uses the Peripheral Device Control Register Space which is distributed throughout the ADSP-2192 and connected through the Peripheral Device Control Bus. The PCI bus can access these registers directly.
USB Interface to DSP Memory
Transfers from AC97 data to DSP memory are accomplished using DMA transfer through the DSP FIFOs. Each DSP has four FIFOs available for data transfers to/from the AC97 Codec Interface. The registers that control FIFO DMA transfers are only accessible from within the DSP and are defined as part of the core register space.
Data FIFO Architecture
The USB interface can directly access the DSP memory space using DMA transfers to memory locations specified by the USB endpoints. The registers that control USB endpoint DMA transfers are accessible from both the DSP (on the Peripheral Device Control Bus) and the USB Bus. The Peripheral Device Control Register Space is distributed throughout the ADSP-2192 and connected through the Peripheral Device Control Bus. The USB Bus can access these registers directly.
Each DSP core within the ADSP-2192 contains four FIFOs which provide a data communication path to the rest of the chip. Two of the FIFOs are input FIFOs, receiving data into the DSP. The other two FIFOs are transmit FIFOs, sending data from the DSP to the codec, AC'97 interface, or the other DSP. Each FIFO is eight words deep and sixteen bits wide. Interrupts to the DSP can be generated when some words have been received in the input FIFOs, or when some words are empty in the Transmit FIFOs. The interface to the FIFOs on the DSP is simply a register interface to the Peripheral Interface bus. TX0, RX0, TX1, and RX1 are the primary FIFO registers in the universal register map of the DSP. The FIFOs can be used to generate interrupts to the DSP based upon FIFO transactions or can initiate DMA requests.
REV. PrA
RY For current information contact Analog Devices at (781) 461-3881 A ADSP-2192 October 2000 N L I M A I SMSel (Bit 3): Stereo / Mono Select - AC97 Mode When communicating with the AC'97 interface, the ConL IC E Only (0 = Mono Stream or 1 = Stereo Stream) nection Enable bits in the control register are set to '10'. N R CH P Bit 3 selects stereo or mono transfers to and from the AC'97 A SLOT (Bits 74): AC97 Slot Select - AC97 Mode T interface. 7-4 select the AC'97 slot associated with this A TE Bits Only D FIFO.
When stereo is selected, the slot identified and the next slot are both associated with the FIFO. Typically, stereo is selected for left and right data, and both left and right must be associated with the same external AC'97 codec and have their sample rates locked together. In this case, left and right data will alternate in the FIFO with the left data coming first. If the FIFO is enabled for the AC'97 interface, and a valid request for data comes along that the FIFO cannot fulfill, the transmitter underflow bit is set, indicating that an invalid value was sent over the selected slot. Similarly, on the receive side, if the FIFO is full and another valid word is received, the Overflow bit is sent to indicate the loss of data.
FIFO Control Registers Table 25. AC97 Slot Select Values Slot Mono Stereo
00000010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 11011111
Reserved Slot 3 Slot 4 Slot 5 Slot 6 Slot 7 Slot 8 Slot 9 Slot 10 Slot 11 Slot 12 Reserved Slots 3/4 Slots 4/5 Slots 5/6 Slots 6/7 Slots 7/8 Slots 8/9 Slots 9/10 Slots 10/11 Slots 11/12 Not Allowed
The Transmit FIFO Control Register has the following bit field definitions: CE (Bits 10): Connection Enable (00 = Disable, 01 = Reserved, 10 = Connect to AC97, and 11 = Reserved) DPSel (Bit 2): Reserved (0)
FIP (Bits 108): FIFO interrupt position. An interrupt is generated when FIP[2:0] Words remain in the FIFO. The interrupt is level-sensitive. DME (Bit 11): DMA Enable. (0 = DMA Disabled or 1 = DMA Enabled) TFF (Bit 13): Transmit FIFO Full - Read Only. (0 = FIFO Not Full or 1 = FIFO Full) TFE (Bit 14): Transmit FIFO Empty - Read Only. (0 = FIFO Not Empty or 1 = FIFO Empty) TU (Bit 15): Transmit Underflow - Sticky, Write 1 Clear. (0 = FIFO Underflow has not occurred or 1 = FIFO Underflow has occurred)
The Receive FIFO Control Register has the following bit field definitions: CE (Bits 10): Connection Enable. (00 = Disable, 01 = Reserved, 10 = Connect to AC97, 11 = Reserved) DPSel (Bit 2): Reserved (0)
30
RY For current information contact Analog Devices at (781) 461-3881 A October ADSP-2192 N 2000 I L M A I Note that PORST is not needed when using PCI or USB L SMSel (Bit IC3): Stereo / Mono Select - AC97 Mode E N Only. (0 = Mono Stream or 1 = Stereo Stream) (and is shown as a no connect in Figure 8 on page 33); these R P ESLOT A CH (Bits interfaces reset the DSP under their control as needed. T 74): AC97 Slot Select - AC97 Mode A T Only. D DSP Software Reset
Table 26. AC97 Slot Select Values Slot Mono Stereo
00000010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 11011111
Reserved Slot 3 Slot 4 Slot 5 Slot 6 Slot 7 Slot 8 Slot 9 Slot 10 Slot 11 Slot 12 Reserved Slots 3/4 Slots 4/5 Slots 5/6 Slots 6/7 Slots 7/8 Slots 8/9 Slots 9/10 Slots 10/11 Slots 11/12 Not Allowed
The DSP can generate a software reset using the RSTD bit in DSP Interrupt/Powerdown Registers). Generally, reset conditions are handled by forcing the DSPs to execute ROM- or RAM-based Reset Handler code. The Reset Handler that gets executed can be dictated by the Reset Source as defined by the CRST[1:0] bits in the Chip Mode/Status Register (CMSR). The exact Reset Functionality is therefore defined by the ROM and RAM Reset Handler Code and as such is programmable.
Booting Modes
The ADSP-2192 has two mechanisms for automatically loading internal program memory after reset. The CRST pins, sampled during power on reset, implement these modes: Boot from PCI Host Boot from USB Host
Optionally, extra boot information can come from an SPI or Microwire serial EPROM during PCI or USB booting. The boot process flow appears in Figure 6 on page 32.
Power Management Description
FIP (Bit 108): FIFO interrupt position. An interrupt is generated when FIP[2:0] + 1 words have been received in the FIFO. The interrupt is level-sensitive. DME (Bit 11): DMA Enable. (0 = DMA Disabled or 1 = DMA Enabled) RFF (Bit 13): Receive FIFO Full - Read Only. (0 = FIFO Not Full or 1 = FIFO Full) RFE (Bit 14): Receive FIFO Empty - Read Only. (0 = FIFO Not Empty or 1 = FIFO Empty) RO (Bit 15): Receive Overflow - Sticky, Write-One-Clear. (0 = FIFO Overflow has not occurred or 1 = FIFO Overflow has occurred)
The ADSP-2192 supports several states with distinct power management and functionality capabilities. These states encompass both hardware and software state. The driver and DSP code take responsibility for detailed power management of the modem, so minimum power levels are achieved regardless of OS or BIOS. The driver and DSPs manage power by changing platform states as necessary in response to events.
Power Regulators
System Reset Description
The ADSP-2192 is intended to operate in a variety of different systems. These include PCI, CardBus, USB and imbedded (Sub-ISA) applications. The PCI and USB specifications define power consumption limits that constrain the ADSP-2192 design.
2.5V Regulator Options
There are several sources of reset to the ADSP-2192. Power On Reset PCI Reset USB Reset Soft Reset (RST in CMSR Register)
Power On Reset
The DSP has an internal power on reset circuit that resets the DSP when power is applied. The DSP also has a Power On Reset PORST signal that can initiate this master reset. REV. PrA
In 5V and 3.3V PCI applications the ADSP-2192 2.5V IVDD supply will be generated by an on-chip regulator. The internal 2.5V supply (IVDD) can be generated by the on-chip regulator combined with an external power transistor as shown in Figure 7 on page 32. To support the PCI specifications power down modes, the two transistors control the primary and auxiliary supply. If the reference voltage on RVDD (typically the same as PCIVDD) drops out, the VCTRLAUX will switch on the device connected
RY A ADSP-2192 IN AL M I EL HNIC R P EC TA T DA
October 2000
D S P E M E RG E S F RO M ~R E S E T A ND P R O G RA M F L O W JUM P S T O B O O T R O M
L O AD E R K E RN E L R E AD S C RS T P IN S A ND D E TE R M INE S M O DE O F BO O T IN G ; A LS O P E RF O R M S H O U S E KE E P IN G O P E RA T IO N S, S E T T ING U P IN TE R RU P T S, E T C.
CA LL S U BR O U T INE T O A UT OD E TE C T S E RIAL E E P R O M
LO AD E R KE R NE L R E AD S B US M O DE P IN S T O S E T U P B US C O N F IG U RA TIO N
SE R IAL E E P RO M EX IS T S? YE S
NO
DE T E RM IN E 8 O R 16-B IT ? S P I O R M ICR O -W IRE ?
L O AD S E RIAL E E P R O M C O N FIG U RA T IO N A ND D AT A P A CK E TS L O AD P C I/US B C O N F IG R E G IS T E R S A CC O R DING L Y
D O A NY S E RIAL E E P RO M N E ED T O B E E X E CU T E D ?
NO
T R AN S FE R C O NT R O L T O P C I O R U S B T O F AC IL IT AT E R E ST OF BOOT
YE S AF T E R B O O T IN G IS C O M P L E T E , U S ER H AS O P TIO N T O E IT HE R R E TU RN T O S E RIAL E E P R O M O R JUM P T O U S ER C O D E A ND B E ING E X E CU T IO N FIN IS H
EX E CU T E P A CK E TS
Figure 6. ADSP-2192 Boot Process Flow
to PCIVAUX and VCTRLVDD will switch off the primary supply. USB applications may require an external high-efficiency switching regulator to generate the 2.5V supply for the ADSP-2192.
Low Power Operation
DS P INT E R NA L CIR CU IT
T AN T AL U M OR E L E CT RO L Y T IC
CE R AM IC
2.5V @ 500M A
IV D D 10 F V CT R LV DD .1 F
P CI V DD 3.0V -> 5.5V
In addition to supporting the PCI and USB standards power down modes, the ADSP-2192 supports additional power down modes for the DSP cores and peripheral buses. The power down modes are controlled by the DSP1 and DSP2 Interrupt/Powerdown registers.
Clock Signals
VRE F
Z E T EX F Z T951
E X T E RN AL C O M P O NE N T S + Z E T EX F Z T951
P CI VAU X 3.0V -> 3.6V
The ADSP-2192 can be clocked by a crystal oscillator. If a crystal oscillator is used, the crystal should be connected across the XTALI/O pins, with two capacitors connected as shown in Figure 8 on page 33. Capacitor values are dependent on crystal type and should be specified by the crystal
32
RY A Figure 7. ADSP-2192 2.5V Regulator Options IN IM ICAL L N RE REV. HPrA This information applies to a product under development. Its characteristics and specifications are subject to change withP A C out notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing. TE DAT
V CT R L A UX
RY For current information contact Analog Devices at (781) 461-3881 A October N 2000 I AL IM IC L manufacturer. A parallel-resonant, fundamental frequency, E HN 24.576 MHz crystal should be used PRmicroprocessor-grade A C for this configuration. T TE DA
ADSP-2192
24.576 M Hz X T AL I X T AL O
CL K SE L
ADSP-2192
BU S 1 BU S S E LE C T BU S 0 P O W E R O N R E SE T (NO CO N NE C T)
PORST
P CI C L O C K R UN
CL K RU N
P CI C L O C K
CL K
P CI R E S ET
RS T
AC '97 B IT CL O CK
BITC LK
Figure 8. ADSP-2192 External Crystal Connections
US B P O RT
12.0M HZ 1/8.192 P L L & CL O C K RE C O V E RY
US B CLOC K D O M A IN
X4 PLL
33M HZ P CI CL K P CI
24.576M HZ X T AL I X6 PLL (P RO G R AM M AB LE )
49.152M HZ 1/2 (S UB -IS A M O D E )
CL O C K DO M A IN
147.45 6M H Z
DS P CL O C K D O M AIN
49.152M H Z
1/2
P E RIP H E RA L D E V ICE CO N TR O L B US CL O C K D O M AIN
1/2
12.288M H Z AC 97 CL O C K D O M AIN
BITC L K
Figure 9. ADSP-2192 Clock Domains
REV. PrA
RY For current information contact Analog Devices at (781) 461-3881 A ADSP-2192 October 2000 N L I M A Instruction Description tion-level simulator; a C/C++ compiler; and a C/C++ LI Set IC E run-time library that includes DSP and mathematical funcN The assembly language instruction set has an RADSP-2192 H P A C algebraic syntax that T was designed for ease of coding and tions. Two key points for these tools are: E A T readability. The ADSP-219x C/C++ code efficiencyThe D assembly language, which takes full advan- Compiled tage of the processors unique architecture, offers the compiler has been developed for efficient translation of
following benefits: ADSP-219x assembly language syntax is a superset of and source code-compatible (except for two data registers and DAG base address registers) with ADSP-218x family syntax. You may need to restructure your 218x programs, however, to accommodate the ADSP-2192s unified memory space and to conform to its interrupt vector map. The algebraic syntax eliminates the need to remember cryptic assembler mnemonics. For example, a typical arithmetic add instruction, such as AR = AX0 + AY0, resembles a simple equation. Every instruction, except two, assembles into a single, 24-bit word that can execute in a single instruction cycle. The exceptions are two dual-word instructions, one of which writes 16- or 24-bit immediate data to memory, and the other of which jumps/calls to other pages in memory. Multi-function instructions allow parallel execution of an arithmetic, MAC, or shift instruction with up to two fetches or one write to processor memory space during a single instruction cycle. Supports a wider variety of conditional and unconditional jumps and calls and a larger set of conditions on which to base execution of conditional instructions. C/C++ code to ADSP-219x assembly. The DSP has architectural features that improve the efficiency of compiled C/C++ code. ADSP-218x family code compatibilityThe assembler has legacy features to ease the conversion of existing ADSP-218x applications to the ADSP-219x.
Debugging both C/C++ and assembly programs with the VisualDSP++ debugger, you can: View mixed C/C++ and assembly code (interleaved source and object information) Insert break points Set conditional breakpoints on registers, memory, and stacks Trace instruction execution Profile program execution Fill and dump memory Source level debugging Create custom debugger windows
The VisualDSP++ IDE lets you define and manage DSP software development. Its dialog boxes and property pages enable you to configure and manage all of the ADSP-219x development tools, including the syntax highlighting in the VisualDSP++ editor. This capability lets you: Control how the development tools process inputs and generate outputs. Maintain a one-to-one correspondence with the tools command line switches.
Development Tools
The ADSP-2192 is supported with a complete set of VisualDSP++ software and hardware development tools, which include Analog Devices VisualDSP++ integrated development environment, evaluation kit, and emulators. The JTAG emulator hardware used for other ADSP-219x DSPs, also fully emulates the ADSP-2192. Both the ADSP-219x hardware development tools family and the VisualDSP++ integrated project management and debugging environment support the ADSP-2192. The VisualDSP++ project management environment enables you to develop and debug an application. The ADSP-219x software development environment, VisualDSP++, includes an easy-to-use assembler that is based on an algebraic syntax; an archiver (librarian/library builder); a linker; a loader; a cycle-accurate, instruc-
Analog Devices DSP emulators use the IEEE 1149.1 JTAG test access port of the ADSP-2192 processor to monitor and control the target board processor during emulation. The emulator provides full-speed emulation, allowing inspection and modification of memory, registers, and processor stacks. Non-intrusive in-circuit emulation is assured by the use of the processors JTAG interface; the emulator does not affect target system loading or timing. Note that the ADSP-2192 JTAG port does not support boundary scan. In addition to the software and hardware development tools available from Analog Devices, third parties provide a wide range of tools supporting the ADSP-219x processor family. Hardware tools include ADSP-219x PC plug-in cards. Third party software tools include DSP libraries, real-time operating systems, and block diagram design tools. The emulator probe requires the ADSP-2192s CLKIN, TMS, TCK, TRST, TDI, TDO, EMU, and GND signals be made accessible on the target system via a 14-pin con-
34
RY For current information contact Analog Devices at (781) 461-3881 A October ADSP-2192 N 2000 I L M A LI (a 2N nector row IC 7 pin strip header) such as that shown in The JTAG signals are terminated on the emulator probe E as follows: Figure 10 on 35. The emulator probe plugs directly R H page P onto A C this connector for chip-on-board emulation. You must T E connector A to your target board design if you intend Table 27. Analog Devices DSP Emulator Probe T add this D Terminations to use the ADSP-2192 emulator. The total trace length
between the emulator connector and the furthest device sharing the emulation JTAG pins should be limited to 15 inches maximum for guaranteed operation. This length restriction must include emulation JTAG signals which are routed to one or more ADSP-2192 devices, or a combination of ADSP-2192 devices and other JTAG devices on the chain. The 14-pin, 2-row pin strip header is keyed at the pin 3 location; pin 3 must be removed from the header. The pins must be 0.025 inch square and at least 0.20 inch in length. Pin spacing should be 0.1 0.1 inches. Pin strip headers are available from vendors such as 3M, McKenzie and Samtec. The BTMS, BTCK, BTRST and BTDI signals are provided so the test access port can also be used for board-level testing. When the connector is not being used for emulation, place jumpers between the Bxxx pins and the xxx pins. If the test access port will not be used for board testing, tie BTRST and BTCK pins to GND. The TRST pin must be asserted after power-up (through BTRST on the connector) or held low for proper operation of the ADSP-2192. None of the Bxxx pins (Pins 5, 7, 9, 11) are connected on the emulator probe.
Signal Termination
TMS TCK TRST
Driven through 22 Resistor (16 mA Driver) Driven at 10 MHz through 22 Resistor (16 mA Driver) Active Low Driven through 22 Resistor (16 mA Driver) (Pulled Up by On-Chip 20 k Resistor); TRST is driven low until the emulator probe is turned on by the emulator at software start-up. After software start-up, TRST is driven high. Driven by 22 Resistor (16 mA Driver) One TTL Load, Split (160/220) One TTL Load, Split (160/220) Active Low 4.7 k Pull-Up Resistor, One TTL Load (Open-Drain Output from the DSP)
TDI TDO CLKIN EMU
Figure 11 on page 36 shows JTAG scan path connections for systems that contain multiple ADSP-2192 processors
1 GND 3 KE Y (NO PIN ) 5 BT M S 7 BT C K 9 BT RS T 11 BT DI 13 GND 14 T DO 9 12 T DI 10 T RST 8 T CK 6 TMS 4 CL KIN (O P TIO NAL ) 2 EMU
TOP VIEW
Figure 10. Target Board Connector For ADSP-2192 Analog Devices Emulator (Jumpers in Place)
REV. PrA
To make it easier to evaluate the ADSP-219x DSP family for your application, Analog Devices sells the ADSP-2192 EZ-KIT Lite. The ADSP-2192 EZ-KIT Lite provides developers with a cost-effective method for evaluating of the ADSP-219x family of DSPs. The EZ-KIT Lite includes an ADSP-2192 DSP evaluation board and fundamental debugging software. The evaluation board in this kit contains an ADSP-2192 digital signal processor, Flash Memory, Audio/Telephony type Codec, breadboard area, Flag LED, Reset/Interrupt/Flag push buttons, and ADSP-2192 peripheral port connectors. The peripheral connectors include a JTAG test and emulation port connector that supports the Analog Devices emulators and other connector locations that provide additional evaluation and interface points to the ADSP-2192 peripheral ports. The ADSP-2192 EZ-KIT Lite comes with an evaluation suite of the VisualDSP++ integrated development environment with the C/C++ compiler, assembler, and linker that supports typical debug functions including memory/register read and write, halt, run, and single step. All software tools are limited to use with the EZ-KIT Lite product.
RY A ADSP-2192 IN AL M I EL HNIC R P EC TA T DA
October 2000
JTAG DEVICE (OPTIONAL)
ADSP-2192 P0
ADSP-2192 P1
TDI EZ-ICE JTAG CONNECTOR OTHER JTAG CONTROLLER TCK TMS EMU TRST TDO CLKIN
TDI
TDO
TDI
TDO
TDI
TDO
TRST
TRST
EMU
OPTIONAL
Figure 11. JTAG Scan Path Connections for Multiple ADSP-2192 Systems Additional Information PIN DESCRIPTIONS
This data sheet provides a general overview of the ADSP-2192 architecture and functionality. For detailed information on the ADSP-219x Family core architecture and instruction set, refer to the ADSP-219x/2191 DSP Hardware Reference.
ADSP-2192 pin definitions are listed in a series of tables following this section. Inputs identified as synchronous (S) must meet timing requirements with respect to CLKIN (or with respect to TCK for TMS, TDI). Inputs identified as asynchronous (A) can be asserted asynchronously to CLKIN (or to TCK for TRST). The following symbols appear in the Type columns of these tables: G = Ground, I = Input, O = Output, P = Power Supply, and T = Three-State.
Table 28. ADSP-2192 Pin Configurations: PCI/USB Bus Interface Pin Name LQFP I/O Description
AD0 AD1 AD2 AD3 AD4 AD5 AD6 AD7 AD8 AD9 AD10 AD11
57 56 55 54 53 48 47 46 44 43 42 37
I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O
Address and Data Bus Address and Data Bus Address and Data Bus Address and Data Bus Address and Data Bus Address and Data Bus Address and Data Bus Address and Data Bus Address and Data Bus Address and Data Bus Address and Data Bus Address and Data Bus
36
EMU
TRST
TCK
TMS
TCK
TMS
TCK
TMS
RY For current information contact Analog Devices at (781) 461-3881 A October N 2000 I L A IM C L Table 28. ADSP-2192 Pin Configurations: PCI/USB Bus Interface (Continued) E HNI R P Pin C TA LQFP I/O Description TE Name DA 36 AD12 I/O Address and Data Bus
AD13 AD14 AD15 AD16 AD17 AD18 AD19 AD20 AD21 AD22 AD23 AD24 AD25 AD26 AD27 AD28 AD29 AD30 AD31 CBE0 CBE1 CBE2 CBE3 CLK CLKRUN DEVSEL FRAME GNT IDSEL INTAB REV. PrA 35 34 33 15 14 13 12 11 8 7 6 3 2 143 142 141 138 137 136 45 32 16 4 130 26 24 17 131 5 I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I O I/O I/O I Address and Data Bus Address and Data Bus Address and Data Bus Address and Data Bus Address and Data Bus Address and Data Bus Address and Data Bus Address and Data Bus Address and Data Bus Address and Data Bus Address and Data Bus Address and Data Bus Address and Data Bus Address and Data Bus Address and Data Bus Address and Data Bus Address and Data Bus Address and Data Bus Address and Data Bus PCI Command / Byte Enable PCI Command / Byte Enable PCI Command / Byte Enable PCI Command / Byte Enable PCI Clock Clock Run PCI Target Device Select PCI Frame Select Grant
ADSP-2192
RY A IN AL 128 O PCI / ISA Interrupt M I EL HNIC R This information applies to a product under development. Its characteristics and specifications are subject with37 Pto change A C out notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing. E T DAT
I PCI Initiator Device Select
RY For current information contact Analog Devices at (781) 461-3881 A ADSP-2192 N L I M CAPin Configurations: PCI/USB Bus Interface (Continued) IADSP-2192 Table 28. L E HNI R PPin Name LQFP A I/O Description EC AT T D 22 IRDY I/O PCI Initiator Ready
PAR PCIGND 31 1, 10, 21, 30, 39, 52, 133 9, 18, 29, 38, 51, 132, 144 27 135 134 129 28 25 23 I/O I PCI Bus Parity/ PCI Ground
October 2000
PCIVDD
PCI Vdd supply
PERR PME REQ RST SERR STOP TRDY
I/O O O I O I/O I/O
PCI Parity Error/ USB- (Inverting input) PCI Power Management Event Request PCI Reset PCI System Error/ USB+ (Non-inverting input).-5PCI Target Stop PCI Target Ready
Table 29. Pin Configurations: Crystal / Configuration Pins Pin Name LQFP I/O Description
BUS0 BUS1 CLKSEL IGND NC PORST XTALI XTALO
124 123 116 122 127 121 118 119
I I I/O I O I I I/O
PCI/ Sub-ISA /CardBus Select pins PCI/ Sub-ISA /CardBus Select pins Clock Select IGND No Connect Power On Reset Crystal input pin (24.576MHz) Crystal output pin
Table 30. Pin Configurations: Analog Pins Pin Name LQFP I/O Description
RY A IN AL CTRLAUX 61 I X supply M I EL HNIC R This information applies to a product under development. Its characteristics and specifications are subject to change with38 P EREV. C PrA A out notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing. T DAT
AQGND 68 I Reference Analog Ground
AGND
67
Analog Ground
RY For current information contact Analog Devices at (781) 461-3881 A October N 2000 I L A IM C L Table 30. Pin Configurations: Analog Pins (Continued) E HNI R P Pin C TA LQFP I/O Description TE Name DA 63 CTRLVDD I Control Vdd
IVDD NC NC NC RVAUX RVDD 62 66 69 70 60 64 I O I I I I Digital Vdd No Connect No Connect No Connect X supply Analog Vdd supply
ADSP-2192
Table 31. Pin Configurations: AC97 Interface Pins Pin Name LQFP I/O Description
ACRST ACVAUX ACVDD BITCLK SDI0 SDI1 SDI2 SDO SYNC
102 92 93 96 99 98 97 100 101
O I I I I I I O O
AC97 Reset AC97 Vaux input AC97 Vdd input AC97 Bit Clock AC97 Serial Data Input, bit 0 AC97 Serial Data Input, bit 1 AC97 Serial Data Input, bit 2 AC97 Serial Data Output AC97 Sync
Table 32. Pin Configurations: Serial EEPROM Pins Pin Name LQFP I/O Description
SCK SDA SEN
72 71 73
I I I
Serial EEPROM Clock Serial EEPROM Data Serial EEPROM Enable
Table 33. Pin Configurations: Emulator Pins Pin Name LQFP I/O Description
EMU TCK TDI
74 78 80
O I I
Emulator Event Pin Emulator Clock Input Emulator Data Input
REV. PrA
RY For current information contact Analog Devices at (781) 461-3881 A ADSP-2192 N L I M Configurations: A IPin Table 33. Emulator Pins (Continued) C L I E N R Name PPin LQFP A I/O Description CH T E A T D 81 TDO O Emulator Data Output
TMS TRST 75 79 I I Emulator Mode Select Emulator Logic Reset
October 2000
Table 34. Pin Configurations: GPIO Pins Pin Name LQFP I/O Description
AIOGND IO0 IO1 IO2 IO3 IO4 IO5 IO6 IO7 IOVDD
76, 91 82 83 84 86 87 88 89 90 77, 85 I/O I/O I/O I/O I/O I/O I/O I/O
GPIO Ground GPIO Pin, bit 0 GPIO Pin, bit 1 GPIO Pin, bit 2 GPIO Pin, bit 3 GPIO Pin, bit 4 GPIO Pin, bit 5 GPIO Pin, bit 6 GPIO Pin, bit 7 GPIO Vdd
Table 35. Pin Configurations: Reserved Pins Pin Name LQFP I/O Description
ACVAUX ACVDD GND NC NC NC NC NC NC NC NC NC NC 40
113 112 111 94 105 106 107 108 109 110 114 115
I I I O O I I
ACVAUX Supply AC Vdd Ground No Connect No Connect No Connect No Connect No Connect
I I I I
No Connect No Connect No Connect No Connect
RY A IN AL 95 O No Connect M I EL HNIC R This information applies to a product under development. Its characteristics and specifications are subject to change withP EREV. C PrA A out notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing. T DAT
RY For current information contact Analog Devices at (781) 461-3881 A October N 2000 I L A IM C L Table 36. Pin Configurations: Power Supply Pins E HNI R P Pin C TA LQFP I/O Description TE Name DA 92 ACVAUX
AIOGND AVDD CTRLAUX CTRLVDD IGND 91 65 61 63 20, 41, 50, 59, 104, 120, 126, 139 122 19, 40, 49, 58, 103, 117, 125, 140 62 60 64 Digital Vdd Digital Ground Analog VDD supply
ADSP-2192
IGND IVDD
IVDD RVAUX RVDD
REV. PrA
RY For current information contact Analog Devices at (781) 461-3881 A ADSP-2192 N L I IM ICA L ADSP-2192SPECIFICATIONS E N PR ECH TA Tthat component Note DA specifications are subject to change
without notice.
October 2000
RECOMMENDED OPERATING CONDITIONS

Signal K Grade Parameter Min Max Units
VDDINT1,2 VDDEXT3 VDDEXT4 VIH1 VIH2 VIL TAMB

1 2 3 4 5 6
Internal Supply Voltage External Supply Voltage Option 3.3V (All Supplies) External Supply Voltage Option 5.0V (VDD Supplies only) High Level Input Voltage5, @ VDDEXT = max High Level Input Voltage6, @ VDDEXT = max Low Level Input Voltage1, 2, @ VDDEXT = min Ambient Operating Temperature
2.38 3.13 4.75 2.0 2.2 0.3 0
2.62 3.47 5.25 VDDEXT VDDEXT 0.6 +70
V V V V V V C
VDDINT = IVDD. The Recommended Operating Conditions on page 42 identify VDDINT as input to the ADSP-2192. VDDEXT = IOVDD, PCIVDD, ACVDD, RVDD, RVAUX, ACVAUX. VDDEXT = IOVDD, PCIVDD, ACVDD, RVDD only. Applies to input and bidirectional pins. Applies to input pins.
ELECTRICAL CHARACTERISTICS
Parameter Test Conditions Min Max Units
VOH VOL IIH IIL IILP IOZH IOZL
High Level Output Voltage1 Low Level Output Voltage1 High Level Input Current2, 3 Low Level Input Current2 Low Level Input Current3 Three-State Leakage Current4, 5 Three-State Leakage Current4
@ VDDEXT = min, IOH = 0.5 mA @ VDDEXT = min, IOL = 2.0 mA @ VDDEXT = max, VIN = VDD max @ VDDEXT = max, VIN = 0 V @ VDDEXT = max, VIN = 0 V @ VDDEXT= max, VIN = VDD max @ VDDEXT = max, VIN = 0 V
2.4 0.4 TBD TBD TBD TBD TBD
V V A A A A A
42
RY For current information contact Analog Devices at (781) 461-3881 A October N 2000 I IM ICAL L E ELECTRICAL CHARACTERISTICS (CONTINUED) N PR ECH TA TParameter Test Conditions Min DA
IDD IDD-IDLE CIN Supply Current Dynamic (Internal) Supply Current (Idle) Input Capacitance6, 7 @ 160 MIPS VDDINT = 2.5V fIN=1 MHz, TCASE=25C, VIN=2.5V
ADSP-2192
Max Units
TBD TBD TBD
mA mA pF
1 2 3 4 5 6 7
Applies to output and bidirectional pins. Applies to input. Applies to input pins with internal pull-ups. Applies to three-statable pins. Applies to three-statable pins with internal pull-ups. Applies to all signal pins. Guaranteed, but not tested.
ABSOLUTE MAXIMUM RATINGS

Parameter Min Max Units
Digital Power Supply, External (VDDEXT) Analog Power Supply (VCC) Input Current (except supply pins) Analog Input Voltage (Signal Pins) Digital Input Voltage (Signal Pins) Ambient Temperature (Operating) Storage Temperature
0.3 0.3 10.0 0.3 0.3 0 65
6.0 6.0
V V mA
VCC +0.3 VDD +0.3 +70 +150
V V C C
ESD SENSITIVITY
CAUTION: ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADSP-2192 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.
TIMING SPECIFICATIONS
REV. PrA
RY For current information contact Analog Devices at (781) 461-3881 A ADSP-2192 N L I M CInterface A ISub-ISA Table 37. Timing Parameters L I E N R CH Description PParameters Min. Typ E AT A T D IOR / IOW Strobe Width t 100
STW
October 2000
Max Units
ns ns ns ns ns ns 20 ns ns 40 ns ns ns ns
tICYC tAESU tAEHD tADSU tADHD tDHD1 tDHD2 tRDDV tWDSU tRDY1 tRDY2
IOR / IOW Cycle Time AEN Setup to IOR / IOW Falling AEN Hold from IOR / IOW Rising Address Setup to IOR / IOW Falling Address Hold from IOR / IOW Rising Data Hold from IOR Rising Data Hold from IOW Rising IOR Falling to Valid Read Data Write Data Setup to IOW Rising IOR / IOW Rising from IOCHRDY Rising IOCHRDY Falling from IOR / IOW Rising
240 10 0 10 0
15
10 0 20
AE N
t AESU
t RDY1
t RDY2
tAEHD
IO CH RD Y
tICYC
IO R
tSTW t RRDV t DHD1
IS AD 15 -0
tADSU
IS AA 3-1
t ADHD
Figure 12. Sub-ISA Interface Read Cycle Timing Diagram
44

AE N IO CH RD Y
ADSP-2192
t AESU
t RDY1
t RDY2
tAEHD
tICYC
IOW
t STW t WDSU t DHD2
IS AD 15 -0
tADSU
IS AA 3-1
t ADHD
Figure 13. Sub-ISA Interface Write Cycle Timing Diagram
REV. PrA
RY For current information contact Analog Devices at (781) 461-3881 A ADSP-2192 N L I IM ICA L RE CHN A P OUTPUT DRIVE AT CURRENTS TE D
The typical I-V characteristics for the output drivers of the ADSP-2192 are TBD.
October 2000
POWER DISSIPATION
Total power dissipation for the ADSP-2192 is TBD.
TEST CONDITIONS
The ADSP-2192 is tested for compliance with all support industry standard interfaces (PCI, USB, and AC97). Also, the DSP is tested for output enable, disable, and hold time. These values (output enable, disable, and hold time) for the ADSP-2192 are TBD.
ENVIRONMENTAL CONDITIONS
The thermal characteristics in which the DSP is operating influence performance.
ENVIRONMENTAL CONDITIONS1
Rating Description Symbol LQFP
Thermal Resistance (Case-to-Ambient) Thermal Resistance (Junction-to-Ambient) Thermal Resistance (Junction-to-Case)

1
CA JA JC
TBD C/W TBD C/W TBD C/W
Where the Ambient Temperature Rating (TAMB) is: TAMB = TCASE (PD x CA) TCASE = Case Temperature in C
PD = Power Dissipation in W
46
RY A October IN 2000 L M A I C L E HNI R P EC TA ADSP-2192 T DA 144-LEAD LQFP PINOUT

Table 38 lists the LQFP pinout by signal.
Table 38. 144-Lead LQFP Pins By Signal SIGNAL PIN #
ADSP-2192
AD20 AD21 AD22 AD23 AD24 AD25 AD26 AD27 AD28 AD29 AD30 AD31 AGND AIOGND AQGND AVDD ACVAUX ACVDD BITCLK BUS0 BUS1 CBE0 CBE1 CBE2 CBE3 CLK CLKRUN CLKSEL CTRLAUX
11 8 7 6 3 2 143 142 141 138 137 136 67 91 68 65 113 112 96 124 123 45 32 16 4 130 26 116 61
DEVSEL EMU FRAME GND GNT IDSEL IGND IGND IGND IGND IGND IGND IGND IGND IGND INTAB IO0 IO1 IO2 IO3 IO4 IO5 IO6 IO7 IOGND IOVDD IOVDD IRDY IVDD
24 74 17 111 131 5 20 41 50 59 104 120 122 126 139 128 82 83 84 86 87 88 89 90 76 77 85 22 19
IVDD IVDD IVDD IVDD IVDD IVDD IVDD NC NC NC NC NC NC NC NC NC NC NC NC NC NC PAR PCIGND PCIGND PCIGND PCIGND PCIGND PCIGND PCIGND
49 58 103 117 125 140 62 115 114 108 105 109 107 106 110 127 70 66 94 69 95 31 1 10 21 30 39 52 133
ACRST ACVAUX ACVDD AD0 AD1 AD2 AD3 AD4 AD5 AD6 AD7 AD8 AD9 AD10 AD11 AD12 AD13 AD14 AD15 AD16 AD17 AD18 AD19
102 92 93 57 56 55 54 53 48 47 46 44 43 42 37 36 35 34 33 15 14 13
REV. PrA
RY A 12 IVDD 40 CTRLVDD 63 PCIVDD 9 IN AL M I EL HNIC R This information applies to a product under development. Its characteristics and specifications are subject with47 Pto change A C out notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing. E T DAT
RY A ADSP-2192 IN AL M I Table 38. 144-Lead L NICLQFP PinsE By Signal PR ECH TA SIGNAL T DA PIN #
PCIVDD PCIVDD PCIVDD PCIVDD PCIVDD PCIVDD PERR PME PORST REQ RST RVAUX RVDD SCK SDA SDI0 SDI1 SDI2 SDO SEN SERR STOP SYNC TCK TDI TDO TMS TRDY 18 29 38 51 132 144 27 135 121 134 129 60 64 72 71 99 98 97 100 73 28 25 101 78 80 81 75 23
October 2000
Table 39. 144-Lead LQFP Pins By Pin # (Continued) SIGNAL PIN #
TRST XTALI XTALO
79 118 119
TRDY DEVSEL STOP CLKRUN PERR SERR PCIVDD PCIGND PAR CBE1 AD15 AD14 AD13 AD12 AD11 PCIVDD PCIGND IVDD IGND AD10 AD9 AD8 CBE0 AD7 AD6 AD5 IVDD IGND PCIVDD
23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52
AD4 AD3 AD2 AD1 AD0 IVDD IGND RVAUX CTRLAUX IVDD CTRLVDD RVDD AVDD NC AGND AQGND NC NC SDA SCK SEN EMU TMS IOGND IOVDD TCK TRST TDI TDO IO0
53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81
Table 39 lists the LQFP pinout by pin number.

Table 39. 144-Lead LQFP Pins By Pin # SIGNAL PIN #
PCIGND AD25 AD24 CBE3 IDSEL AD23 AD22 AD21 PCIVDD PCIGND AD20 AD19 AD18 AD17 AD16 CBE2 FRAME PCIVDD IVDD IGND PCIGND IRDY
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21
48
22 PCIGND 82
RY A October IN 2000 L M A I39. 144-Lead C L Table LQFP E H NI# (Continued) Pins By Pin R P EC TA TSIGNAL DA PIN #
IO1 IO2 IOVDD IO3 IO4 IO5 IO6 IO7 AIOGND ACVAUX ACVDD NC NC BITCLK SDI2 SDI1 SDI0 SDO SYNC ACRST IVDD IGND NC NC NC NC NC NC GND ACVDD 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111
ADSP-2192
ACVAUX NC NC CLKSEL IVDD XTALI XTALO IGND PORST IGND BUS1 BUS0 IVDD IGND NC INTAB RST CLK GNT PCIVDD PCIGND REQ PME AD31 AD30 AD29 IGND IVDD AD28
113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141
AD27 AD26 PCIVDD
142 143 144
PACKAGE DIMENSIONS
The ADSP-2192 comes in a 20 mm 20 mm, 144-lead LQFP package. All dimensions in Figure 14 on page 50 are in millimeters (mm).
REV. PrA
RY A 112 IN AL M I EL HNIC R This information applies to a product under development. Its characteristics and specifications are subject with49 Pto change A C out notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing. E T DAT
ADSP-2192
1.60 M AX 0.75 0.60 0.45 S E AT IN G P L AN E
22.00 BS C S Q 20.00 BS C S Q
144 1 109 108
T O P V IE W (PINS DOWN)
0.27 0.22 0.17
36
73
0.08 M AX 0.15 0.05 1.45 1.40 1.35
37 0.50 B SC
72
NO T E S : AL L D IM E N S IO NS A RE IN M ILL IM E TE RS (m m ). T HE A CT UA L P O S IT IO N O F EA CH L E AD IS W IT H IN 0.008 m m F RO M IT S ID EA L P O S IT IO N W HE N M EA S UR E D IN T HE L AT E R AL DIR E CT IO N. CE N T E R F IG UR ES A RE T Y P IC AL UN L ES S O T HE R W IS E NO T E D.
Figure 14. 20 mm 20 mm, 144-lead LQFP Package
ORDERING GUIDE
Part Number1 Ambient Temperature Range Instruction Rate On-Chip SRAM Operating Voltage
ADSP219212MKST160X
1
0C to +70C
160 MHz
2.4 Mbit
3 or 5 Volt
ST = Plastic Thin Quad Flatpack (LQFP).
REV. PrA

Adsp 2192

Uploaded by

Copyright:

Available Formats

Adsp 2192

Uploaded by

Document Information

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

Adsp 2192

Uploaded by

Copyright:

Available Formats

a

Preliminary Technical Data

DSP Microcomputer ADSP-2192

ADSP-219X DSP CORE

INTERRUPT CONTROLLER/ TIMER/FLAGS

P0 MEMORY 16K24 PM 64K16 DM BOOT ROM

SHARED MEMORY 4K16 DM

P1 MEMORY 16K24 PM 32K16 DM BOOT ROM

INTERRUPT CONTROLLER/ TIMER/FLAGS

ADSP-219X DSP CORE

PROGRAM SEQUENCER PM ADDRESS BUS

PROGRAM SEQUENCER PM ADDRESS BUS

INPUT REGISTERS RESULT REGISTERS ALU 16 X 16-BIT

P0 DMA CONTROLLER FIFOS SHARED DSP I/O MAPPED REGISTERS

P1 DMA CONTROLLER FIFOS

GP I/O PINS (& OPTIONAL SERIAL EEPROM)

SERIAL PORT AC'97 COMPLIANT

HOST PORT PCI 2.2 OR USB 1.1 JTAG EMULATION PORT

Figure 1. ADSP-2192 Dual-Core DSP Block Diagram

This datasheet has been downloaded from http://www.digchip.com at this page

PM D A T A B U S BUS C ON N E CT ( PX) D AT A R E G I S T ER FI L E I N PU T R EG I ST E RS RE S UL T R EG I ST E RS MULT 16 x 16 -B I T B A RR EL SHI F T ER DM DA T A BU S

Figure 2. ADSP-219x DSP Core ADSP-2192 DSP FEATURES (CONTINUED)

DSP Core Architecture

DSP P0 MEMORY MAP

DSP P1 MEMORY MAP

0x00 C 000 0x00 BF F F

DA T A RA M BL O C K2 (16x 16K ) P AG E 0 DA T A RA M B L O C K1 (16x 16K )

0x00 8000 0x00 7F FF

SHARED DSP I/O MAPPED REGISTERS

A DD RE S S 0xF F FF P AG E 0 DA T A RA M B L O C K1 (16x 16K )

0x00 8000 0x00 7F FF

0x00 4000 0x00 3F FF

P AG E S 0-255 (16x 256 )

0x00 4000 0x00 3F FF

Table 2. DSP-to-DSP Semaphores Register Table DSP Core Flag In

Low power idle enable Reserved

3 4 5 6 7 8 9 10 11 12 13 14 15 Output Input Input Input Input Input Input Input Input

Base Address Current Address Base Count Current Count

Table 5. PCI Interrupt Register Bit Name Comments

Reserved Rx0 DMA Channel Interrupt

Reserved Receive Channel 0 Bus Master Transactions

Table 6. PCI Control Register Bit Name Comments

PCI Functions Configured Configuration Ready

ADSP-2192 PCI Configuration Space

Vendor ID Config 0 Device ID Config 1 Device ID Config 2 Device ID

ADSP-2192 PCI Memory Map

RY A October IN 2000 L M A I C L E HNI R P EC TA T DA

For current information contact Analog Devices at (781) 461-3881

DSP P0 Data RAM Block 0

UNUSED UNUSED : UNUSED

DSP P0 Data RAM Block 1

UNUSED UNUSED : UNUSED

DSP P0 Data RAM Block 2

UNUSED UNUSED : UNUSED

DSP P0 Data RAM Block 3

UNUSED UNUSED : UNUSED

DSP P0 Program RAM Block

UNUSED UNUSED : UNUSED

DSP P0 Program ROM Block