INTERNATIONAL JOURNAL OF TECHNOLOGICAL EXPLORATION AND LEARNING (IJTEL) www.ijtel.

org

Design of Low Power 12-bit Magnitude Comparator

M.Amala
M.Tech (VLSI Design) Department of Electronics and Communication Engineering, Kakinada Institute of Engineering and technology, Korangi, India AbstractThe basic function in a microprocessor is magnitude comparison and also it is used in the field of digital signal processing, embedded systems so powerful magnitude comparator is needed. The objective of this paper is to provide small area, low power comparator for very large scale integration designers. in this paper a small power dissipation and less area over conventional 1 bit comparator is proposed and using this comparator a new style 12-bit comparator is proposed. Comparison between different designs is calculated by simulation that is performed at 0.25um technology in Tanner EDA Tool. It shows an 12-bit comparator of the proposed architecture only needs 196 transistors.
Keywords- Binary Comparator; Digital Arithmetic; HighSpeed; Low Power; Magnitude Comparator.

G.S.S.Prasad
Assistant Professor, Department of Electronics and Communication Engineering, Kakinada Institute of Engineering and Technology, Korangi, India characteristics may vary considerably from one logic style to another and thus proper choice of logic style is very important for circuit performance. In order to differentiate all designs, simulations are carried out for power, Delay, Power Delay Product at vdd=2.5v.Simulations are performed at 0.25um technology in Tanner EDA Tool v13. II. 1-BIT MAGNITUDE COMPARATOR

First of all we need to design an 1 bit comparator. We can easily make such a component, 2 bits for input A and B, and 2 bits for output X and Y. X is one when A is larger than B which means only when A is one and B is zero will set X to one. And for the Y, only when A and B both become one and zero will it be set. Here we can define. X=AB
TABLE I.

Y=AB+AB

I.

INTRODUCTION

OPERATION TABLE FOR 1-BIT COMPARATOR.

In digital system, comparison of two numbers is an arithmetic operation that determines if one number is greater than, equal to, or less than the other number [1]. So comparator is used for this purpose. Magnitude comparator is a combinational circuit that compares two numbers, A and B, and determines their relative magnitudes (Fig.1). The outcome of comparison is specified by three binary variables that indicate whether A>B, A=B, or A<B[1-3].

Second we draw the Karnaugh-map of 1-bit comparator and find the relationship between the input and the output. And en (enable input) is for cascading purpose[26]. X=AB (When A>B) Y=AB+AB (When A=B) The circuit diagram of 1 bit comparator is shown in fig.2. Which is consist of Four two-input AND gates, One two-input NOR gate, Two inverters and one enable input.

Figure 1. block diagram of n-bit magnitude comparator.

The circuit, for comparing two n-Bit numbers, has 2n inputs & 2 2n entries in the truth table, for 1-Bit numbers, 2inputs & 4-rows in the truth table, similarly, for 2-Bit numbers 4-inputs & 16-rows in the truth table. The logic style used in logic gates basically influences the speed, size, power dissipation, and the wiring complexity of a circuit. Circuit size depends on the number of transistors and their sizes and on the wiring complexity. The wiring complexity is determined by the number of connection s and their lengths. All these

Figure 2.

Schematic of conventional 1-bit comparator

IJTEL, ISSN: 2319-2135, VOL.2, NO.6, DECEMBER 2013

297

INTERNATIONAL JOURNAL OF TECHNOLOGICAL EXPLORATION AND LEARNING (IJTEL) www.ijtel.org A. TRANSISTOR IMPLEMENTATION Fig. 3 shows the Transistor implementation of conventional 1-bit comparator. Actually the comparator implemented with CMOS logic for the above logic diagram. It is having the inputs A,B and EN inputs and X and Y as outputs. It takes 32 transistors to implement in CMOS technology.

Figure 5.

Schematic of conventional 12-bit comparator.

From the above figure to construct 12-bit comparator it needs one 12-input OR Gate and one two input NOR gate. These two are for implementing p,q and r out puts. The gates used in this method is listed below: A. 12-bit CMOS OR gate: It has 12 inputs namely in12,i11,etc to in0 and single output. It is implemented with CMOS technology. And also drawn layout using single metal1.generally OR gate can be implemented from NOR gate and an inverter connected at the output of the NOR gate. The parameters taken for both schematic and layout is wp=1.65um,wn=0.55um and vdd=2.5v for all simulations.

Figure 3. Transistor Implementation of conventional 1-bit comparator.

B. LAYOUT

Figure 6. Block diagram of 12 input OR gate

The functionality of 12 input OR gate can be implemented with CMOS logic. The biggest advantage of CMOS logic is it has full swing voltage levels and also it consumes less static power compared to the other technologies and also it takes more area compared to other technologies. The layout of this CMOS OR gate implemented with double metals namely matal1 and metal2 and also via1 to bridge the connection between them. B. TRANSISTOR IMPLEMENTATION
Figure 4. Layout of conventional 1-bit comparator.

III.

12-BIT MAGNITUDE COMPARATOR

The implementation of 12-bit comparator is shown in figure below. To neither implement this we need 12 1-bit comparators and one 12-input OR gate and a two input NOR gate. It has inputs (a11,b11 a10,b10 and so on up to a0,b0).and for each comparator we have x and y as out puts. Out put y is connected to enable input of each comparator and each x input is connected to 12-input OR gate. Last comparator y out and out put of 12-input OR gate is connected to the two input NOR gate. The below comparator consists of out puts P, Q and R. Each one has some indication means that P=1(when a>b),Q=1(when a<b) and R=1(when a=b).
Figure 7. Transistor Implementation of CMOS 12-input OR gate.

IJTEL, ISSN: 2319-2135, VOL.2, NO.6, DECEMBER 2013

298

INTERNATIONAL JOURNAL OF TECHNOLOGICAL EXPLORATION AND LEARNING (IJTEL) www.ijtel.org In the above figure 7 it contains both NMOS and PMOS. The principle of CMOS logic design says that Pull up network has only PMOS circuitry & Pull down network has only NMOS circuitry. The function of PUN is to provide connection between output & VDD, similarly of PDN is to provide connection between output & GND shown in figure 8.PUN and PDN networks are constructed in a fashion such that one & only one network is conducting at a time. Number of transistors for N-input logic gate is 2N. Any logic function can be realized by NMOS pull -down and PMOS pull-up networks connected between the gate output and the power lines. For CMOS technology it needs 2n number of transistors. E. TRANSISTOR IMPLEMENTATION

Figure 11. Transistor Implementation of CMOS 2-input NOR gate. Figure 8. Logic Network of CMOS Style.

F. LAYOUT:

Advantages Design provides full output voltage swing between 0 and VDD. It provides high noise immunity because it has low sensitivity to noise. Provides high noise margin because VOH & VOL are nearly at VDD & GND, respectively. It is called Ratio less logic due to balanced device. C. LAYOUT:

Figure 12. Layout of 2-input NOR gate

G. 12-bit comparator layout:

Figure 9. Layout of conventional 12-input OR gate.

D. 2-bit cmos NOR gate:

Figure 10. Block diagram of 2 input NOR gate.

Figure 13. layout of conventional 12-bit comparator.

IJTEL, ISSN: 2319-2135, VOL.2, NO.6, DECEMBER 2013

299

INTERNATIONAL JOURNAL OF TECHNOLOGICAL EXPLORATION AND LEARNING (IJTEL) www.ijtel.org IV. PROPOSED LOW POWER 1-BIT COMPARATOR:

Figure 16. Symbol for AND Gate using Pass Transistor Logic.

Advantages: Design requires less number of transistors because one pass-transistor network (either NMOS or PMOS) is sufficient to perform the logic operation. Speed is increased because less number of transistors are used for design. Less area is required for design because PMOS is not used.
Figure 14. Transistor Implementation of low power 1-bit comparator.

V. The above figure shows the proposed low power comparator. It is implemented with pass transistor logic and also in middle stage it is implemented with CMOS logic. It is very efficient in terms of power and area because the number of transistors required to implement proposed comparator is less when compared to the conventional comparator. And inputs to this comparator is a and b and outputs to this comparator is x and y. Enable input signal is used for cascading purpose. The design parameters to implement this comparator is wp=1.65u and wn=0.55u. A. LAYOUT:

PROPOSED 12-BIT LOW POWER COMPARATOR:

Figure 17.

Schematic of low power 12-bit comparator.

The implementation of 12-bit comparator is shown in figure.15 to implement this we need 12 1-bit low power comparators and one 12-input OR gate and a two input NOR gate. It has inputs (a11,b11 a10,b10 and so on up to a0,b0). And for each comparator we have x and y as out puts. Out put y is connected to enable input of each comparator and each x input is connected to 12-input OR gate. last comparator y out and out put of 12-input OR gate is connected to the two input NOR gate. The below comparator consists of out puts P,Q and R. Each one has some indication means that P=1(when a>b),Q=1(when a<b) and R=1(when a=b). A. 12-bit low power comparator layout:

Figure 15. layout of low power 1-bit comparator.

B. Pass Transistor Logic (PTL): Main idea behind PTL is to use purely NMOS Pass Transistors network for logic operation. The basic difference of pass-transistor logic style compared to the CMOS logic style is that the source side of the logic transistor networks is connected to some input signals instead of the power lines as in Fig.13. In this design style, transistor acts as switch to pass logic levels from input to output. Schematic of AND Gate using Pass Transistor Logic in Fig.15 [15].

Figure 18. layout of conventional 12-bit low power comparator.

IJTEL, ISSN: 2319-2135, VOL.2, NO.6, DECEMBER 2013

300

INTERNATIONAL JOURNAL OF TECHNOLOGICAL EXPLORATION AND LEARNING (IJTEL) www.ijtel.org VI. SIMULATION RESULTS: B0-b5:

A. Conventional 1 bit comparator:

Figure 19. Simulation for 1bit conventional comparator.

Figure 23. Simulation for 12 bit conventional comparator.

B. low power 1 bit comparator:

B6-b11:

Figure 20.

Simulation for low power 1bit conventional comparator. Figure 24. Simulation for 12 bit conventional comparator.

C. 12 bit conventional comparator: Inputs: A0-a5:

En,p,q,r:

Figure 21. Simulation for 12 bit conventional comparator.

A6-a11:

Figure 25. Simulation for 12 bit conventional comparator.

Power Results:
TABLE II.
POWER RESULTS

Figure 22. Simulation for 12 bit conventional comparator.

IJTEL, ISSN: 2319-2135, VOL.2, NO.6, DECEMBER 2013

301

INTERNATIONAL JOURNAL OF TECHNOLOGICAL EXPLORATION AND LEARNING (IJTEL) www.ijtel.org Area Results:
TABLE III.
AREA RESULTS

[8] [9] [10] [11]

[12]

[13]

VII. CONCLUSION AND FUTUREWORK With power and area being a limiting factor in high density and high-performance VLSI designs, a great deal of effort has been made to explore low-power and area design options without sacrificing performance. After simulation of all four designs final results are obtained for Power Consumption, Delay, Power Delay Product. PTL Logic Style provides low power design as compared to CMOS Logic Style. PTL Logic Style provides less PDP as compared to CMOS logic style. It has been found that transistor count is less in PTL style design than that of CMOS logic style design. An important factor, output voltage swing is better in CMOS logic style design & Transmission Gate design. But Transmission Gate logic style requires transistor count more than CMOS design style.PTL style do not provide full output voltage swing. Power, delay and PDP for low power comparator is less than the conventional comparator. In future the design of comparator will take less number of transistors than the existing one with low power and high PDP value. The comparisons of comparator design are based upon BSIM3V3 250nm technology in tanner EDA tool. ACKNOWLEDGMENT I am very thankfully to KIET College for providing a good lab facility. We simulate the Result on TANNER TOOLS V 13.0 REFERENCES
[1] Shun-Wen Cheng, Arbitrary Long Digit Sorter HWISW Co-Design in Proceeding of Asia and South Pacific Design Automation Conference, ASP-DAC03, pp. 538-543, Jan. 2003. K. E. Batcher, Sorting Networks and Their Applications in Proc. AFIPS 1968 Spring Joint Computer Conference, pp. 307-314, Apr. 1968. Geetanjali Sharma, Uma Nirmal, Yogesh Mishra, Comparative Analysis of High Performance Full Subtractor using Hybrid PTL/CMOS Logic in proceeding of International Conference on Advances in Information, Communication Technology and VLSI Design, Coimbatore, India, August 2010. Geetanjali Sharma, Uma Nirmal, Yogesh Mishra, Synthesis of Hybrid PTL/CMOS Logic for Low Area/Power Applications in proceeding of International Conference on System Dynamics and Control, India, August 2010. Shun-Wen Cheng, A High-Speed Magnitude Comparator with Small Transistor Count in Proceedings of IEEE international conference ICECS, 1168 - 1171 Vol.3, Dec 2003. Chung-Hsun Huang and Jinn-Shyan Wang, High-Performance and power-Efficient CMOS Comparators, IEEE J. Solid-state Circuits, Vol. 38, pp. 254-262, Feb.2003. Chua-Chin Wang, C.-F. Wu, and K.-C. Tsai, A 1.0 GHz 64-bit HighSpeed Comparator using ANT Dynamic Logic with Two-Phase Clocking, IEEE Proceedings - Computers and Digital Techniques, vol. 145, no. 6, pp. 433436, Nov. 1998. [14]

[15]

[16]

[17]

[18] [19] [20]

[21]

[22] [23]

[24] [25] [26]

[2]

Kai Hwang, Computer Arithmetic-Principles, Architecture and Design Reading: John Wiley & Sons, 1979. J. Sklansky, Conditional-Sum Addition Logic, IRE Transactions on Electronic Computers, Vol. EC-9, No. 2, pp. 226-231, June 1960. N. H. E. Weste and K. Ezihraghian, Principle of CMOS VLSI Design, 2nd Ed., Reading: Addison-Wesley. 1998. K. Yano, T. Yamanaka, T. Nishida, M. Saito, K. Shimohigashi, and A. Shimizu, A 3.8 ns CMOS 16 16-b Multiplier using Complementary Pass-Transistor Logic, IEEE J. Solid-State Circuits, vol. 25, no. 2, pp. 388395, Apr. 1990. Shen-Fu Hsiao Ming-Yu Tsai, and Chia-Sheng Wen, Low Area/Power Synthesis using Hybrid Pass Transistor/CMOS Logic Cells in Standard Cell-based Design Environment, IEEE Trans. Circuits and Systems vol. 57, NO. 1, Jan 2010. J. F. Lin, Y. T. Hwang, M. H. Sheu, and C. C. Ho, A novel High -Speed and Energy Efficient 10-Transistor Full Adder Design, IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 5, pp. 10501059, May 2007. R. Zimmermann and W. Fichtner, Low Power Logic Styles: CMOS versus Pass-Transistor Logic, IEEE J. Solid-State Circuits, vol. 32, no. 7,pp. 10791090, Jul. 1999. K. Yano, Y. Sasaki, K. Rikino, and K. Seki, Top -Down Pass-Transistor Logic Design, IEEE J. Solid-State Circuits, vol. 31, no. 6, pp. 792 803,Jun. 1996. R. S. Shelar and S. S. Sapatnekar, BDD Decomposition for Delay Oriented Pass Transistor Logic Synthesis, IEEE Trans. Very Large Scale Integration(VLSI) Syst., vol. 13, no. 8, pp. 957970, Aug. 2005. Sanjay Kumar Jaiswal, Kumkum Verma, Gyanendra Singh, and Neeraj Pratihar Design of CMOS 8-BIT Comparator for Low Power Application 2012 IEEE Trans. S. Kang and Y. Leblebici CMOS Digital Integrated Circuit, Analysis and Design (Tata McGraw-Hill, 3rd Ed, 2003). M.Morris Mano Digital Design( Pearson Education Asia. 3rd Ed, 2002). A. Bellaouar and Mohamed I. Elmasry Low Power Digital VLSI Design: Circuits and Systems (Kluwer Academic Publishers, 2nd Ed, 1995). Anantha P. Chandrakasan and Robert W. Brodersen, Minimizing Power Consumption in CMOS circuits. Department of EECS, University of California at Barkeley, http://bwrc.eecs.berkeley.edu/php/pubs/pubs.php/418/paper.fm.pdf, pp.1-64. S. Salivahanan and S. Arivazhagan Digital Circuits and Design (2nd Ed, 2004). Dinesh Sharma, Microelectronics group, EE Department IIT Bombay, Logic Design, http://www.ee.iitb.ac.in/~smdp/DKStutorials/logicnotes.pdf, pp.1-34. N. Weste and K. Eshraghian Principles of CMOS VLSI Design: A system Perspective (Addison- Wesley, 2nd Ed, 1993). John P. Uyemura Introduction to VLSI Circuit and Systems (John Wiley India, ISBN: 978-81-265-0915-7, 2002). Design of CMOS 8-BIT Comparator for Low Power Application, 978-07695-4850-0/12 $26.00 2012 IEEE DOI 10.1109/CICN.2012.90.

[3]

[4]

[5]

[6]

[7]

IJTEL, ISSN: 2319-2135, VOL.2, NO.6, DECEMBER 2013

302