Epo242 PDF
Epo242 PDF
Epo242 PDF
EE/MAR 2012/EPO242
COURSE
COURSE CODE
EP0242
EXAMINATION
MARCH 2012
TIME
3 HOURS
INSTRUCTIONS TO CANDIDATES
1.
2.
Answer ALL questions in the Answer Booklet. Start each answer on a new page.
3.
Do not bring any material into the examination room unless permission is given by the
invigilator.
4.
Please check to make sure that this examination pack consists of:
i)
ii)
CONFIDENTIAL
CONFIDENTIAL
EE/MAR 2012/EPO242
QUESTION 1
a)
7E.B16
100000011001 BCD
11001011gray
0.210
(6 marks)
b)
c)
Compute - 438 - 3616 using an eight bit 2's complement signed binary number
System. Provide the answer in decimal.
(5 marks)
d)
Assign proper even parity bit to the following code groups. A parity bit must be
appended to the right of each code.
Maxterm function.
Simplified product of sum (POS) form using Karnaugh Map.
(4 marks)
QUESTION 2
a)
b)
Simplify the following expression using Boolean Algebra and DeMorgan's Theorem.
Hence, implement the simplified function by using basic logic gates.
F (w, x, y) - (xy + xy)(w + x + y)
(5 marks)
c)
Provide the logic symbol, truth table and Boolean expression of 4 to 1 multiplexer.
(4 marks)
CONFIDENTIAL
CONFIDENTIAL
d)
EE/MAR2012/EPO242
Figure Q2d shows the application of multiplier and logic gates. Multiplier is a device
to multiply 2 numbers (AiAo and B^o) and produce 4 product Outputs (P3P2PiPo)Complete the truth table in Table Q2d by referring to the application.
Figure Q2d
Table Q2d
X
0
0
0
0
1
1
1
1
Y
0
0
1
1
0
0
1
1
Po
Pl
p2
p3
0
1
0
1
0
1
0
1
(9 marks)
QUESTION 3
a)
b)
Design a synchronous counter using positive edge triggering that counts through the
following counting sequence using JK flip flop and logic gates if required. The unused
state(s) is/are forced to don't care on the next dock pulse.
0"
->3
>2
>5
*4
*1
(11 marks)
CONFIDENTIAL
CONFIDENTIAL
c)
EE/MAR2012/EPO242
Determine the counting sequence of the synchronous counter circuit in Figure Q3c by
completing the timing diagram up to 5 dock pulses. Assume the initial condition
Q2QiQo = 011.
iCt
L>2
u2
1
L>1
>
Qo
>
>
Q
CLK
Do
Qi
Q
1
'
Figure Q3c
(6 marks)
QUESTION 4
a)
Z(A, B, C) = AB + BC + ABC
(4 marks)
b)
State two (2) advantages of R/2R Ladder DAC over Binary Weighted Resistor DAC.
(4 marks)
c)
The step size value for 4-bit Successive Approximation (SAC) ADC is 100 mV.
i)
ii)
d)
Figure Q4d shows a 4 bit R/2R ladder DAC with R = 5 kO and Vref = 5V.
i)
ii)
iii)
CONFIDENTIAL
CONFIDENTIAL
EE/MAR2012/EPO242
Vo
Figure Q4d
(7 marks)
QUESTION 5
a)
architecture
5question
x
y
element
(4 marks)
b)
c)
Figure Q5c shows a 2 to 4 decoder with active high enable and active high Output.
The truth table for the decoder is given in Table Q5c(i).
i)
ii)
a0
2to4
decoder
ai
Z0
Zi
z2
en
z3
Figure Q5c
CONFIDENTIAL
CONFIDENTIAL
EE/MAR2012/EPO242
Table Q5c(i)
en
0
1
1
1
1
ai
X
a0
0
0
1
1
0
1
0
1
Z0
0
1
0
0
0
Zi
z2
z3
0
0
0
1
0
0
0
1
0
0
0
0
0
0
1
Table Q5c(ii)
Architecture behaviour of
begin
process
if
,
case
end
is
begin
then
is
when
when
when
when others
_=>
_=>
<=
_=>
<=
=>
<=
z <= _
end case;
eise
z <= (others =>
end if;
end process;
;
) ;
(11 marks)
CONFIDENTIAL