TL07 XX

Sample &
Buy
Product
Folder
Support &
Community
Tools &
Software
Technical
Documents
TL071, TL071A, TL071B

TL072, TL072A, TL072B, TL074, TL074A, TL074B
SLOS080M SEPTEMBER 1978 REVISED JUNE 2015
TL07xx Low-Noise JFET-Input Operational Amplifiers

1 Features
3 Description
The TL07xx JFET-input operational amplifier family is

designed to offer a wider selection than any
previously developed operational amplifier family.
Each of these JFET-input operational amplifiers
incorporates well-matched, high-voltage JFET and
bipolar transistors in a monolithic integrated circuit.
Low Power Consumption

Wide Common-Mode and Differential Voltage
Ranges
Low Input Bias and Offset Currents
Output Short-Circuit Protection
Low Total Harmonic Distortion: 0.003% Typical
Low Noise
Vn = 18 nV/Hz Typ at f = 1 kHz
High-Input Impedance: JFET Input Stage
Internal Frequency Compensation
Latch-Up-Free Operation
High Slew Rate: 13 V/s Typical
Common-Mode Input Voltage Range
Includes VCC+
The devices feature high slew rates, low-input bias

and offset currents, and low offset-voltage
temperature coefficient. The low harmonic distortion
and low noise make the TL07xseries ideally suited for
high-fidelity and audio pre-amplifier applications.
Offset adjustment and external compensation options
are available within the TL07x family.
Device Information(1)
PART NUMBER
Motor Integrated Systems: UPS

Drives and Control Solutions: AC Inverter and VF
Drives
Renewables: Solar Inverters
Pro Audio Mixers
DLP Front Projection System
Oscilloscopes
BODY SIZE (NOM)

8.65 mm 3.91 mm
SOIC (8)
4.90 mm x 3.90 mm
TL07xxFK
LCCC (20)
8.89 mm 8.89 mm
TL07xxJG
PDIP (8)
9.59 mm x 6.67 mm
TL074xJ
CDIP (14)
19.56 mm 6.92 mm
TL07xxP
PDIP (8)
9.59 mm x 6.35 mm
TL07xxPS
SO (8)
6.20 mm x 5.30 mm
TL074xN
PDIP (14)
19.3 mm 6.35 mm
TL074xNS
SO (14)
10.30 mm 5.30 mm
TL07xxPW
TSSOP (8)
4.40 mm x 3.00 mm
TL074xPW
TSSOP (14)
5.00 mm 4.40 mm
TL07xxD
2 Applications
PACKAGE
SOIC (14)
(1) For all available packages, see the orderable addendum at

the end of the data sheet.
Logic Symbols
TL071
TL072 (each amplifier)
TL074 (each amplifier)
OFFSET N1
IN+
IN+
IN
OUT
IN
OUT
OFFSET N2
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
TL071, TL071A, TL071B

www.ti.com
Table of Contents
1
2
3
4
5
6
Features ..................................................................
Applications ...........................................................
Description .............................................................
Revision History.....................................................
Pin Configuration and Functions .........................
Specifications.........................................................
1
1
1
2
3
5
6.1
6.2
6.3
6.4
6.5
5
5
5
5
Absolute Maximum Ratings ......................................

ESD Ratings..............................................................
Recommended Operating Conditions.......................
Thermal Information .................................................
Electrical Characteristics, TL07xC, TL07xAC,
TL07xBC, TL07xI ......................................................
6.6 Electrical Characteristics, TL07xM............................
6.7 Switching Characteristics ..........................................
6.8 Typical Characteristics ..............................................
7
8
8.3 Feature Description................................................. 14

8.4 Device Functional Modes........................................ 14
Application and Implementation ........................ 15

9.1 Application Information............................................ 15
9.2 Typical Application ................................................. 15
9.3 System Examples ................................................... 16
10 Power Supply Recommendations ..................... 17

11 Layout................................................................... 17
11.1 Layout Guidelines ................................................. 17
11.2 Layout Example .................................................... 18
12 Device and Documentation Support ................. 19

6
7
7
8
Parameter Measurement Information ................ 12

Detailed Description ............................................ 13
8.1 Overview ................................................................. 13
8.2 Functional Block Diagram ....................................... 13
12.1
12.2
12.3
12.4
12.5
12.6
Documentation Support ........................................

Related Links ........................................................
Community Resources..........................................
Trademarks ...........................................................
Electrostatic Discharge Caution ............................
Glossary ................................................................
19
19
19
19
19
19
13 Mechanical, Packaging, and Orderable

Information ........................................................... 19
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision L (February 2014) to Revision M
Page
Added Device Information table, Pin Configuration and Functions section, ESD Ratings table, Feature Description
section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations
section, Layout section ........................................................................................................................................................... 1
Moved Typical Characteristics into Specifications section. ................................................................................................... 8
Changes from Revision K (January 2014) to Revision L
Page
Moved Tstg to Handling Ratings table .................................................................................................................................... 5
Added missing Electric Characteristics table ........................................................................................................................ 6
Added Device and Documentation Support section............................................................................................................. 19
Added Mechanical, Packaging, and Orderable Information section..................................................................................... 19
Changes from Revision J (March 2005) to Revision K
Page
Updated document to new TI datasheet format - no specification changes. ......................................................................... 1
Added ESD warning ............................................................................................................................................................. 19
Submit Documentation Feedback
Copyright 19782015, Texas Instruments Incorporated
Product Folder Links: TL071 TL071A TL071B TL072 TL072A TL072B TL074 TL074A TL074B
TL071, TL071A, TL071B

www.ti.com
5 Pin Configuration and Functions

TL071x D, P, and PS Package
8-Pin SOIC, PDIP, SO
Top View
OFFSET N1
IN
IN+
VCC
TL072x D, JG, P, PS and PW Package

8-Pin SOIC, CDIP, PDIP, SO
Top View
1OUT
1IN
1IN+
VCC
NC
VCC+
OUT
OFFSET N2
TL074x D, J, N , NS, PW, and W Package

14-Pin SOIC, CDIP, PDIP, SO and CFP
Top View
1OUT
1IN
1IN+
VCC+
2IN+
2IN
2OUT
14
13
12
11
10
NC
1OUT
1IN
1IN+
VCC
TL071 FK Package
20-Pin LCCC
Top View
16
15
14
9 10 11 12 13
10
NC
VCC+
2OUT
2IN
2IN+
NC
1IN
NC
1IN+
NC
NC
VCC+
NC
OUT
NC
3 2 1 20 19
18
17
16
15
14
9 10 11 12 13
NC
2OUT
NC
2IN
NC
NC
V CC
NC
2IN+
NC
17
VCC+
2OUT
2IN
2IN+
NC
1OUT
NC
V CC+
NC
NC
OFFSET N1
NC
NC
NC
5
TL072 FK Package
20-Pin LCCC
Top View
NC
V CC
NC
OFFSET N2
NC
NC
IN
NC
IN+
NC
TL072 U Package
10-Pin CFP
Top View
4OUT
4IN
4IN+
VCC
3IN+
3IN
3OUT
3 2 1 20 19
18
4
1IN
1OUT
NC
4OUT
4IN
TL074 FK Package
20-Pin LCCC
Top View
3 2 1 20 19
18
17
16
15
14
9 10 11 12 13
4IN+
NC
VCC
NC
3IN+
2IN
2OUT
NC
3OUT
3IN
1IN+
NC
VCC+
NC
2IN+
TL071, TL071A, TL071B

www.ti.com
Pin Functions
PIN
TL071
TL072
TL074
SOIC,
PDIP,
SO
LCCC
SOIC,
CDIP,
PDIP, SO
CFP
LCCC
SOIC,
CDIP,
PDIP,
SO, CFP
1IN
Inverting input
1IN+
Non-Inverting input
1OUT
Output
2IN
15
Inverting input
2IN+
12
Non-Inverting input
2OUT
17
10
Output
3IN
13
Inverting input
3IN+
10
14
Non-Inverting input
3OUT
12
Output
4IN
13
19
Inverting input
4IN+
12
18
Non-Inverting input
4OUT
14
20
Output
IN
Inverting input
IN+
Non-Inverting input
NAME
6
8
8
11
DESCRIPTION
9
NC (1)
I/O
LCCC
11
13
14
16
18
13
14
11
16
15
Do not connect
18
19
17
19
20
OFFSET N1
Input offset adjustment
OFFSET N2
12
Input offset adjustment
OUT
15
Output
VCC
10
10
11
16
Power supply
VCC+
17
20
Power supply
(1)
NC No internal connection
TL071, TL071A, TL071B

www.ti.com
6 Specifications
6.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted)
VCC+ - VCC
(1)
MIN
MAX
UNIT
18
18
30
30
15
15
Operating Virtual Junction Temperature
150
Case temperature for 60 seconds - FK package
260
Lead temperature 1.8 mm (1/16 inch) from case for 10 seconds
300
150
Supply voltage (2)
VID
Differential input voltage
VI
Input voltage (2) (4)
(3)
Duration of output short circuit (5)

TJ
Tstg
(1)
(2)
(3)
(4)
(5)
Unlimited
Storage temperature
65
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating
Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
All voltage values, except differential voltages, are with respect to the midpoint between VCC+ and VCC.
Differential voltages are at IN+, with respect to IN.
The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 V, whichever is less.
The output may be shorted to ground or to either supply. Temperature and/or supply voltages must be limited to ensure that the
dissipation rating is not exceeded.
6.2 ESD Ratings

VALUE
V(ESD)
(1)
(2)
Electrostatic discharge
Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)
2000
Charged-device model (CDM), per JEDEC specification JESD22C101 (2)
1000
UNIT
V
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)
MIN
MAX
UNIT
VCC+
Supply voltage
15
VCC
Supply voltage
15
VCM
Common-mode voltage
VCC + 4
VCC+ 4
TL07xM
55
125
TL08xQ
40
125
TL07xI
40
85
70
TA
Operating free-air temperature
TL07xA, TL07xB, TL07xC
6.4 Thermal Information

TL071/TL072/TL074
THERMAL METRIC (1)
D (SOIC)
FK
(LCCC)
J (CDIP)
N (PDIP)
NS (SO)
8
PINS
14
PINS
20
PINS
8
PINS
14
PINS
8
PINS
14
PINS
8 PINS
14
PINS
PW
(TSSOP)
UNIT
8
14
PINS PINS
RJA
Junction-to-ambient
thermal resistance
97
86
85
80
95
76
150
113
C/W
RJC(top)
Junction-to-case (top)
thermal resistance
5.61
15.05
14.5
C/W
(1)
For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report, SPRA953.
TL071, TL071A, TL071B

www.ti.com
6.5 Electrical Characteristics, TL07xC, TL07xAC, TL07xBC, TL07xI

VCC = 15 V (unless otherwise noted)
PARAMETER
TEST
CONDITIONS (1)
VIO
Input offset
voltage
VO = 0,
RS = 50
Temperature
coefficient of
input offset
voltage
VO = 0,
RS = 50
IIO
Input offset
current
VO = 0
IIB
Input bias
current (3)
VICR
Common-mode
input voltage
range
VOM
Maximum peak
output voltage
swing
VIO
TA (2)
TL071C, TL072C,
TL074C
TL071AC, TL072AC,
TL074AC
TL071BC, TL072BC,
TL074BC
MIN
MIN
MIN
TYP
MAX
10
25C
13
Full range
18
25C
65
Full range
RL 10 k
TYP
MAX
6
7.5
TL071I, TL072I, TL074I

UNIT
MIN
TYP
MAX
100
200
65
25C
11
25C
12
13.5
100
11
12
13.5
18
100
200
65
7
12
to
15
18
7
12
to
15
18
10
25C
RL= 10 k
MAX
mV
Full range
Full range
VO = 0
TYP
200
65
7
11
12
to
15
11
12
to
15
12
13.5
12
13.5
12
12
12
12
10
10
10
10
V/C
100
pA
nA
200
pA
nA
V
Full range
RL 2 k
AVD
Large-signal
differential
voltage
amplification
B1
Utility-gain
bandwidth
25C
MHz
rI
Input resistance
25C
12
12
12
12
10
CMRR
Common-mode
rejection ratio
VIC = VICRmin,
Supply-voltage
rejection ratio
(VCC/VIO)
VCC = 9 V to 15 V,
kSVR
ICC
VO1 /VO2
(1)
(2)
(3)
VO = 10 V,
VO = 0,
RL 2 k
RS = 50
VO = 0,
RS = 50
Supply current
(each amplifier)
VO = 0,
No load
Crosstalk
attenuation
AVD = 100
25C
25
Full range
15
200
50
200
50
200
50
200
V/mV
25
10
25
10
25
10
25C
70
100
75
100
75
100
75
100
dB
25C
70
100
80
100
80
100
80
100
dB
25C
1.4
25C
120
2.5
1.4
120
2.5
1.4
2.5
120
1.4
2.5
120
mA
dB
All characteristics are measured under open-loop conditions with zero common-mode voltage, unless otherwise specified.
Full range is TA = 0C to 70C for TL07_C,TL07_AC, TL07_BC and is TA = 40C to 85C for TL07_I.
Input bias currents of an FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive, as
shown in Figure 1. Pulse techniques must be used that maintain the junction temperature as close to the ambient temperature as
possible.
TL071, TL071A, TL071B

www.ti.com
6.6 Electrical Characteristics, TL07xM

VCC = 15 V (unless otherwise noted)
PARAMETER
VIO
Input offset voltage
VO = 0, RS = 50
VIO
Temperature coefficient
of input offset voltage
VO = 0, RS = 50
IIO
Input offset current
VO = 0
IIB
Input bias current
VICR
Common-mode input
voltage range
VOM
Maximum peak output

voltage swing
TA (2)
TEST CONDITIONS (1)
25C
B1
Unity-gain bandwidth
ri
Input resistance
CMRR
Common-mode
rejection ratio
kSVR
MIN
TYP
18
25C
65
V/C
18
100
100
pA
20
200
65
nA
200
pA
20
nA
50
RL 10 k
25C
11
12 to 15
25C
12
13.5
Full range
VO = 10 V, RL 2 k
VIC = VICRmin,
VO = 0, RS = 50
25C
11 12 to 15
12
12
12
10
10
35
mV
15
20
25C
UNIT
MAX
Full range
VO = 0
TL074M
MAX
Full range
RL 2 k
Large-signal differential
voltage amplification
TYP
Full range
RL = 10 k
AVD
TL071M, TL072M
MIN
200
35
15
13.5
V
200
V/mV
15
3
1012
1012
MHz
25C
80
86
80
86
dB
Supply-voltage rejection VCC = 9 V to 15 V,

ratio (VCC/VIO)
VO = 0, RS = 50
25C
80
86
80
86
dB
ICC
Supply current
(each amplifier)
VO = 0, No load
25C
1.4
VO1/VO2
Crosstalk attenuation
AVD = 100
25C
120
(1)
(2)
2.5
1.4
2.5
mA
120
dB
Input bias currents of an FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive, as
shown in Figure 1. Pulse techniques must be used that will maintain the junction temperature as close to the ambient temperature as
possible.
All characteristics are measured under open-loop conditions with zero common-mode voltage, unless otherwise specified. Full range is
TA = 55C to 125C.
6.7 Switching Characteristics

VCC = 15 V, TA= 25C
PARAMETER
SR
Slew rate at unity

gain
VI = 10 V,
CL = 100 pF,
RL = 2 k,
See Figure 20
tr
Rise-time overshoot
factor
VI = 20 V,
CL = 100 pF,
RL = 2 k,
See Figure 20
Vn
Equivalent input noise

RS = 20
voltage
In
Equivalent input noise

RS = 20 ,
current
THD
Total harmonic
distortion
VIrms = 6 V,
RL 2 k,
f = 1 kHz,
f = 1 kHz
f = 10 Hz to 10 kHz
f = 1 kHz
AVD = 1,
RS 1 k,
TL07xC, TL07xAC,
TL07xBC, TL07xI
TL07xM
TEST CONDITIONS
MIN
TYP
13
MAX
UNIT
MIN
TYP
MAX
13
V/s
0.1
0.1
20%
20%
18
18
nV/Hz
0.01
0.01
0.003%
0.003%
pA/Hz
TL071, TL071A, TL071B

www.ti.com
6.8 Typical Characteristics

Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various
devices.
Table 1. Table of Graphs

Figure
IIB
Input bias current
versus Free-air temperature
VOM
Maximum peak output voltage
versus
versus
versus
versus
AVD
Large signal differential voltage

amplification

versus Load resistance
Phase shift
versus Frequency
Figure 9
Normalized unity-gain bandwidth
Figure 10
Normalized phase shift
Figure 10
Common-mode rejection ratio
Figure 11
ICC
Supply current

versus Supply voltage
Figure 12
Figure 13
PD
Total power dissipation
Figure 14
Normalized slew rate
Figure 15
Vn
Equivalent input noise voltage
versus Frequency
Figure 16
THD
Total harmonic distortion
versus Frequency
Figure 17
Large-signal pulse response
versus Time
Figure 18
Output voltage
versus Elapsed time
Figure 19
CMRR
VO
Frequency
Free-air temperature
Load resistance
Supply voltage
100
VOM
VOM Maximum Peak Output Voltage V
IIIB
IB Input Bias Current nA
Figure 8
Figure 9
VCC = 15 V
10
0.1
50
25
25
50
75
100
125
TA Free-Air Temperature C
Figure 1. Input Bias Current vs Free-Air Temperature
Figure 2, Figure 3, Figure 4

Figure 5
Figure 6
Figure 7
15
VCC = 15 V
0.01
75
Figure 1
12.5
10
RL = 10 k
TA = 25C
See Figure 2
VCC = 10 V
7.5
VCC = 5 V
2.5
0
100
1k
10 k
100 k
f Frequency Hz
1M
10 M
Figure 2. Maximum Peak Output Voltage vs Frequency
TL071, TL071A, TL071B

www.ti.com
VOM
15
RL = 2 k
TA = 25C
See Figure 2
VCC = 15 V
12.5
10
VCC = 10 V
7.5
5
VCC = 5 V
2.5
8
0
100
1k
10 k
100 k
f Frequency Hz
1M
10 M
15
RL = 10 k
VOM
V
VOM
OM Maximum Peak Output Voltage V
15
12.5
RL = 2 k
10
7.5
2.5
VCC = 15 V
8
See Figure 2
0
75
50
25
25
50
75
100
VCC = 15 V
TA = 25C
See Figure 2
12.5
10
7.5
2.5
8
0
0.1
125
0.4
0.7 1
7 10
RL Load Resistance k
Figure 5. Maximum Peak Output Voltage vs Free-Air

Temperature
Figure 6. Maximum Peak Output Voltage vs Load

Resistance
1000
15
RL = 10 k
TA = 25C
400
12.5
AAVD
VD Large-Signal Differential
Voltage Amplification V/mV
VOM
0.2
10
7.5
2.5
200
100
40
20
10
4
2
0
0
10
12
14
16
|VCC| Supply Voltage V

Figure 7. Maximum Peak Output Voltage vs Supply Voltage
1
75
VCC = 15 V
VO = 10 V
RL = 2 k
50
25
25
50
75
100
125
Figure 8. Large-Signal Differential Voltage Amplification vs
Free-Air Temperature
TL071, TL071A, TL071B

www.ti.com
1.03
1.01
1.1
Phase Shift
0.99
VCC = 15 V
RL = 2 k
f = B1 for Phase Shift
0.8
25
0
25
50
75
100
0.97
125
2
VCC = 15 V
ICC Supply Current Per Amplifier mA

I CC
CMRR Common-Mode Rejection Ratio dB
50
0.98
Figure 10. Normalized Unity-Gain Bandwidth and Phase

Shift vs Free-Air Temperature
89
RL = 10 k
88
87
86
85
84
83
75
50
25
25
50
75
100
TA = 25C
No Signal
No Load
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0
125
10
12
14
16
|VCC| Supply Voltage V
Figure 11. Common-Mode Rejection Ratio vs Free-Air

Temperature
Figure 12. Supply Current Per Amplifier vs Supply Voltage

250
VCC = 15 V
No Signal
No Load
1.8
1.6
PD Total Power Dissipation mW
ICC Supply Current Per Amplifier mA

I CC
1.4
1.2
1
0.8
0.6
0.4
0.2
0
75
VCC =15 V
No Signal
No Load
225
200
175
TL074
150
125
100
TL072
75
TL071
50
25
50
25
25
50
75
100
125
Figure 13. Supply Current Per Amplifier vs Free-Air

Temperature
10
0.9
0.7
75
Figure 9. Large-Signal Differential Voltage Amplification and

Phase Shift vs Frequency
1.02
Unity-Gain Bandwidth
1.2
Normalized Phase Shift
Normalized Unity-Gain Bandwidth
1.3
0
75
50
25
25
50
75
100
125
Figure 14. Total Power Dissipation vs Free-Air Temperature
TL071, TL071A, TL071B

V n Equivalent Input Noise Voltage nV/Hz
nV/ Hz
www.ti.com
50
40
30
20
10
Figure 15. Normalized Slew Rate vs Free-Air Temperature
0.4
0.1
0.04
0.01
0.004
400
1k
4 k 10 k
f Frequency Hz
40 100
400 1 k
4 k 10 k
f Frequency Hz
VCC = 15 V
AVD = 1
VI(RMS) = 6 V
TA = 25C
0.001
100
10
40 k 100 k
Figure 17. Total Harmonic Distortion vs Frequency
40 k 100 k
Figure 16. Equivalent Input Noise Voltage vs Frequency

VI and VO Input and Output Voltages V
THD Total Harmonic Distortion %
VCC = 15 V
AVD = 10
RS = 20
TA = 25C
VCC = 15 V
RL = 2 k
CL = 100 pF
TA = 25C
4
Output
2
2
Input
4
0.5
1
1.5
t Time s
2.5
3.5
Figure 18. Voltage-Follower Large-Signal Pulse Response
Figure 19. Output Voltage vs Elapsed Time
11
TL071, TL071A, TL071B

www.ti.com
7 Parameter Measurement Information
OUT
+
VI
CL = 100 pF
RL = 2 k
Figure 20. Unity-Gain Amplifier

10 k
1 k
VI
OUT
+
RL
CL = 100 pF
Figure 21. Gain-of-10 Inverting Amplifier

TL071
IN
OUT
N2
IN+
N1
100 k
1.5 k
VCC
Figure 22. Input Offset-Voltage Null Circuit
12
TL071, TL071A, TL071B

www.ti.com
8 Detailed Description
8.1 Overview
The JFET-input operational amplifiers is in the TL07xx series are similar to the TL08x series, with low input bias
and offset currents and fast slew rate. The low harmonic distortion and low noise make the TL07xx series ideally
suited for high-fidelity and audio preamplifier applications. Each amplifier features JFET inputs (for high input
impedance) coupled with bipolar output stages integrated on a single monolithic chip.
The C-suffix devices are characterized for operation from 0C to 70C. The I-suffix devices are characterized for
operation from 40C to 85C. The M-suffix devices are characterized for operation over the full military
temperature range of 55C to 125C.
8.2 Functional Block Diagram

VCC+
IN+
IN
64
128
OUT
64
C1
18 pF
1080
1080
VCC
OFFSET
N1
OFFSET
N2
TL071 Only
All component values shown are nominal.
COMPONENT COUNT
COMPONENT
TYPE
Resistors
Transistors
JFET
Diodes
Capacitors
epi-FET
TL071
TL072
TL074
11
14
2
1
1
1
22
28
4
2
2
2
44
56
6
4
4
4
Includes bias and trim circuitry
13
TL071, TL071A, TL071B

www.ti.com
8.3 Feature Description

8.3.1 Total Harmonic Distortion
Harmonic distortions to an audio signal are created by electronic components in a circuit. Total harmonic
distortion (THD) is a measure of harmonic distortions accumulated by a signal in an audio system. These devices
have a very low THD of 0.003% meaning that the TL07x devices will add little harmonic distortion when used in
audio signal applications.
8.3.2 Slew Rate
The slew rate is the rate at which an operational amplifier can change its output when there is a change on the
input. These devices have a 13-V/s slew rate.
8.4 Device Functional Modes

These devices are powered on when the supply is connected. This device can be operated as a single-supply
operational amplifier or dual-supply amplifier depending on the application.
14
TL071, TL071A, TL071B

www.ti.com
9 Application and Implementation

NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TIs customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
9.1 Application Information

A typical application for an operational amplifier is an inverting amplifier. This amplifier takes a positive voltage on
the input, and makes it a negative voltage of the same magnitude. In the same manner, it also makes negative
voltages positive.
9.2 Typical Application

RF
RI
Vsup+
VOUT
+
VIN
Vsup-
Figure 23. Inverting Amplifier

9.2.1 Design Requirements
The supply voltage must be chosen such that it is larger than the input voltage range and output range. For
instance, this application will scale a signal of 0.5 V to 1.8 V. Setting the supply at 12 V is sufficient to
accommodate this application.
9.2.2 Detailed Design Procedure
Determine the gain required by the inverting amplifier:
VOUT
AV =
VIN
1.8
AV =
= -3.6
-0.5
(1)
(2)
Once the desired gain is determined, choose a value for RI or RF. Choosing a value in the kilohm range is
desirable because the amplifier circuit will use currents in the milliamp range. This ensures the part will not draw
too much current. This example will choose 10 k for RI which means 36 k will be used for RF. This was
determined by Equation 3.
RF
AV = (3)
RI
15
TL071, TL071A, TL071B

www.ti.com
Typical Application (continued)

9.2.3 Application Curve
2
VIN
1.5
VOUT
1
Volts
0.5
0
-0.5
-1
-1.5
-2
0
0.5
1
Time (ms)
1.5
Figure 24. Input and Output Voltages of the Inverting Amplifier
9.3 System Examples

RF = 100 k
VCC+
Output
R1
+
3.3 k
9.1 k
1
2
C2
C1 = C2 = C3 = 110 pF
2
1
= 1 kHz
fO =
2 R1 C1
Figure 25. 0.5-Hz Square-Wave Oscillator
16
Output
R1 = R2 = 2R3 = 1.5 M
R3
C1
TL071
VCC
1 k
15 V
f =
R2
C3
TL071
CF = 3.3 F
Input
15 V
3.3 k
Figure 26. High-Q Notch Filter
TL071, TL071A, TL071B

www.ti.com
System Examples (continued)

1N4148
6 sin t
18 k (see Note A)
18 pF
VCC+
1 k
0.1 F
VCC+
88.4 k
TL072
10 k
6 cos t
TL072
+
VCC
1 k
18 pF
10 k
VCC
15 V
1N4148
1 M
IN
88.4 k
VCC+
15 V
18 pF
18 k (see Note A)
TL071
50
OUT
88.4 k
IN+
+
0.1 F
10 k
N2
N1
100 k
Figure 27. 100-kHz Quadrature Oscillator
Figure 28. AC Amplifier
10 Power Supply Recommendations

CAUTION
Supply voltages larger than 36 V for a single-supply or outside the range of 18 V for a
dual-supply can permanently damage the device (see the Absolute Maximum Ratings).
Place 0.1-F bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or highimpedance power supplies. For more detailed information on bypass capacitor placement, refer to the Layout.
11 Layout
11.1 Layout Guidelines
For best operational performance of the device, use good PCB layout practices, including:
Noise can propagate into analog circuitry through the power pins of the circuit as a whole, as well as the
operational amplifier. Bypass capacitors are used to reduce the coupled noise by providing low impedance
power sources local to the analog circuitry.
Connect low-ESR, 0.1-F ceramic bypass capacitors between each supply pin and ground, placed as
close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single
supply applications.
Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective
methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes.
A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital
and analog grounds, paying attention to the flow of the ground current. For more detailed information, refer to
Circuit Board Layout Techniques, (SLOA089).
To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If
it is not possible to keep them separate, it is much better to cross the sensitive trace perpendicular as
opposed to in parallel with the noisy trace.
Place the external components as close to the device as possible. Keeping RF and RG close to the inverting
input minimizes parasitic capacitance, as shown in Layout Example.
Keep the length of input traces as short as possible. Always remember that the input traces are the most
sensitive part of the circuit.
Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce
17
TL071, TL071A, TL071B

www.ti.com
Layout Guidelines (continued)

leakage currents from nearby traces that are at different potentials.
11.2 Layout Example

Place components close to
device and to each other to
reduce parasitic errors
Run the input traces as far
away from the supply lines
as possible
RF
NC
NC
IN1
VCC+
IN1+
OUT
VCC
NC
VS+
Use low-ESR, ceramic
bypass capacitor
RG
GND
VIN
RIN
GND
Only needed for

dual-supply
operation
GND
VS(or GND for single supply)
VOUT
Ground (GND) plane on another layer
Figure 29. Operational Amplifier Board Layout for Noninverting Configuration
VIN
RIN
RG
VOUT
RF
Figure 30. Operational Amplifier Schematic for Noninverting Configuration
18
TL071, TL071A, TL071B

www.ti.com
12 Device and Documentation Support

12.1 Documentation Support
12.1.1 Related Documentation
For related documentation, see the following:
Circuit Board Layout Techniques, (SLOA089)
12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community
resources, tools and software, and quick access to sample or buy.
Table 2. Related Links
PARTS
PRODUCT FOLDER
SAMPLE & BUY
TECHNICAL
DOCUMENTS
TOOLS &
SOFTWARE
SUPPORT &
COMMUNITY
TL071
Click here
Click here
Click here
Click here
Click here
TL071A
Click here
Click here
Click here
Click here
Click here
TL071B
Click here
Click here
Click here
Click here
Click here
TL072
Click here
Click here
Click here
Click here
Click here
TL072A
Click here
Click here
Click here
Click here
Click here
TL072B
Click here
Click here
Click here
Click here
Click here
TL074
Click here
Click here
Click here
Click here
Click here
TL074A
Click here
Click here
Click here
Click here
Click here
TL074B
Click here
Click here
Click here
Click here
Click here
12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective
contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of
Use.
TI E2E Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration
among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help
solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and
contact information for technical support.
12.4 Trademarks
E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
12.5 Electrostatic Discharge Caution

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
12.6 Glossary
SLYZ022 TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser based versions of this data sheet, refer to the left hand navigation.
19
PACKAGE OPTION ADDENDUM
www.ti.com
7-Nov-2014
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package

Drawing
Qty
10
Eco Plan
Lead/Ball Finish
MSL Peak Temp
(2)
(6)
(3)
Op Temp (C)
Device Marking
(4/5)
8102304HA
OBSOLETE
TBD
Call TI
Call TI
-55 to 125
81023052A
ACTIVE
LCCC
FK
20
TBD
POST-PLATE
N / A for Pkg Type
-55 to 125
81023052A
TL072MFKB
8102305HA
ACTIVE
CFP
10
TBD
A42
N / A for Pkg Type
-55 to 125
8102305HA
TL072M
8102305PA
ACTIVE
CDIP
JG
TBD
A42
N / A for Pkg Type
-55 to 125
8102305PA
TL072M
81023062A
ACTIVE
LCCC
FK
20
TBD
POST-PLATE
N / A for Pkg Type
-55 to 125
81023062A
TL074MFKB
8102306CA
ACTIVE
CDIP
14
TBD
A42
N / A for Pkg Type
-55 to 125
8102306CA
TL074MJB
8102306DA
ACTIVE
CFP
14
TBD
A42
N / A for Pkg Type
-55 to 125
8102306DA
TL074MWB
JM38510/11905BPA
ACTIVE
CDIP
JG
TBD
A42
N / A for Pkg Type
-55 to 125
JM38510
/11905BPA
JM38510/11906BCA
ACTIVE
CDIP
14
25
TBD
Call TI
Call TI
-55 to 125
JL147BCA
JM38510/11906BCA Q
M38510/11905BPA
ACTIVE
CDIP
JG
TBD
A42
N / A for Pkg Type
-55 to 125
JM38510
/11905BPA
TL071-W
ACTIVE
WAFERSALE
YS
TBD
Call TI
Call TI
TL071ACD
ACTIVE
SOIC
75
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
071AC
TL071ACDG4
ACTIVE
SOIC
75
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
071AC
TL071ACDR
ACTIVE
SOIC
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
071AC
TL071ACP
ACTIVE
PDIP
50
Pb-Free
(RoHS)
CU NIPDAU
N / A for Pkg Type
0 to 70
TL071ACP
TL071ACPE4
ACTIVE
PDIP
50
Pb-Free
(RoHS)
CU NIPDAU
N / A for Pkg Type
0 to 70
TL071ACP
TL071BCD
ACTIVE
SOIC
75
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
071BC
Addendum-Page 1
Samples
www.ti.com
7-Nov-2014
Orderable Device
Status
(1)

Drawing
Qty
Eco Plan
Lead/Ball Finish
MSL Peak Temp
(2)
(6)
(3)
Op Temp (C)
Device Marking
(4/5)
TL071BCDE4
ACTIVE
SOIC
75
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
071BC
TL071BCDG4
ACTIVE
SOIC
75
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
071BC
TL071BCDR
ACTIVE
SOIC
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
071BC
TL071BCP
ACTIVE
PDIP
50
Pb-Free
(RoHS)
CU NIPDAU
N / A for Pkg Type
0 to 70
TL071BCP
TL071BCPE4
ACTIVE
PDIP
50
Pb-Free
(RoHS)
CU NIPDAU
N / A for Pkg Type
0 to 70
TL071BCP
TL071CD
ACTIVE
SOIC
75
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
TL071C
TL071CDR
ACTIVE
SOIC
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
TL071C
TL071CDRE4
ACTIVE
SOIC
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
TL071C
TL071CDRG4
ACTIVE
SOIC
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
TL071C
TL071CP
ACTIVE
PDIP
50
Pb-Free
(RoHS)
CU NIPDAU
N / A for Pkg Type
0 to 70
TL071CP
TL071CPE4
ACTIVE
PDIP
50
Pb-Free
(RoHS)
CU NIPDAU
N / A for Pkg Type
0 to 70
TL071CP
TL071CPSR
ACTIVE
SO
PS
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
T071
TL071CPSRG4
ACTIVE
SO
PS
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
T071
TL071CPWLE
OBSOLETE
TSSOP
PW
TBD
Call TI
Call TI
0 to 70
TL071ID
ACTIVE
SOIC
75
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 85
TL071I
TL071IDR
ACTIVE
SOIC
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 85
TL071I
TL071IDRG4
ACTIVE
SOIC
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 85
TL071I
TL071IJG
OBSOLETE
CDIP
JG
TBD
Call TI
Call TI
-40 to 85
TL071IP
ACTIVE
PDIP
50
Pb-Free
(RoHS)
CU NIPDAU
N / A for Pkg Type
-40 to 85
Addendum-Page 2
TL071IP
Samples
www.ti.com
7-Nov-2014
Orderable Device
Status
(1)

Drawing
Qty
50
Eco Plan
Lead/Ball Finish
MSL Peak Temp
(2)
(6)
(3)
Op Temp (C)
Pb-Free
(RoHS)
CU NIPDAU
N / A for Pkg Type
-40 to 85
Device Marking
(4/5)
TL071IPE4
ACTIVE
PDIP
TL071IP
TL071MFKB
OBSOLETE
LCCC
FK
20
TBD
Call TI
Call TI
-55 to 125
TL071MJG
OBSOLETE
CDIP
JG
TBD
Call TI
Call TI
-55 to 125
TL071MJGB
OBSOLETE
CDIP
JG
TBD
Call TI
Call TI
-55 to 125
TL072ACD
ACTIVE
SOIC
75
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
072AC
TL072ACDE4
ACTIVE
SOIC
75
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
072AC
TL072ACDR
ACTIVE
SOIC
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
072AC
TL072ACDRE4
ACTIVE
SOIC
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
072AC
TL072ACDRG4
ACTIVE
SOIC
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
072AC
TL072ACJG
OBSOLETE
CDIP
JG
TBD
Call TI
Call TI
0 to 70
TL072ACP
ACTIVE
PDIP
50
Pb-Free
(RoHS)
CU NIPDAU
N / A for Pkg Type
0 to 70
TL072ACP
TL072ACPE4
ACTIVE
PDIP
50
Pb-Free
(RoHS)
CU NIPDAU
N / A for Pkg Type
0 to 70
TL072ACP
TL072ACPSR
OBSOLETE
SO
PS
TBD
Call TI
Call TI
0 to 70
TL072ACPSRE4
OBSOLETE
SO
PS
TBD
Call TI
Call TI
0 to 70
TL072ACPSRG4
OBSOLETE
SO
PS
TBD
Call TI
Call TI
0 to 70
TL072BCD
ACTIVE
SOIC
75
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
072BC
TL072BCDE4
ACTIVE
SOIC
75
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
072BC
TL072BCDG4
ACTIVE
SOIC
75
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
072BC
TL072BCDR
ACTIVE
SOIC
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
072BC
TL072BCDRE4
ACTIVE
SOIC
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
072BC
TL072BCDRG4
ACTIVE
SOIC
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
072BC
Addendum-Page 3
Samples
www.ti.com
7-Nov-2014
Orderable Device
Status
(1)

Drawing
Qty
Eco Plan
Lead/Ball Finish
MSL Peak Temp
(2)
(6)
(3)
Op Temp (C)
Device Marking
(4/5)
TL072BCP
ACTIVE
PDIP
50
Pb-Free
(RoHS)
CU NIPDAU
N / A for Pkg Type
0 to 70
TL072BCP
TL072BCPE4
ACTIVE
PDIP
50
Pb-Free
(RoHS)
CU NIPDAU
N / A for Pkg Type
0 to 70
TL072BCP
TL072CD
ACTIVE
SOIC
75
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
TL072C
TL072CDE4
ACTIVE
SOIC
75
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
TL072C
TL072CDG4
ACTIVE
SOIC
75
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
TL072C
TL072CDR
ACTIVE
SOIC
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
TL072C
TL072CDRE4
ACTIVE
SOIC
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
TL072C
TL072CDRG4
ACTIVE
SOIC
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
TL072C
TL072CP
ACTIVE
PDIP
50
Pb-Free
(RoHS)
CU NIPDAU
N / A for Pkg Type
0 to 70
TL072CP
TL072CPE4
ACTIVE
PDIP
50
Pb-Free
(RoHS)
CU NIPDAU
N / A for Pkg Type
0 to 70
TL072CP
TL072CPSLE
OBSOLETE
SO
PS
TBD
Call TI
Call TI
0 to 70
TL072CPSR
ACTIVE
SO
PS
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
T072
TL072CPSRE4
ACTIVE
SO
PS
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
T072
TL072CPSRG4
ACTIVE
SO
PS
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
T072
TL072CPWR
ACTIVE
TSSOP
PW
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
T072
TL072CPWRE4
ACTIVE
TSSOP
PW
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
T072
TL072CPWRG4
ACTIVE
TSSOP
PW
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
T072
TL072ID
ACTIVE
SOIC
75
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 85
Addendum-Page 4
TL072I
Samples
www.ti.com
7-Nov-2014
Orderable Device
Status
(1)

Drawing
Qty
Eco Plan
Lead/Ball Finish
MSL Peak Temp
(2)
(6)
(3)
Op Temp (C)
Device Marking
(4/5)
TL072IDE4
ACTIVE
SOIC
75
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 85
TL072I
TL072IDG4
ACTIVE
SOIC
75
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 85
TL072I
TL072IDR
ACTIVE
SOIC
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 85
TL072I
TL072IDRE4
ACTIVE
SOIC
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 85
TL072I
TL072IDRG4
ACTIVE
SOIC
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 85
TL072I
TL072IP
ACTIVE
PDIP
50
Pb-Free
(RoHS)
CU NIPDAU
N / A for Pkg Type
-40 to 85
TL072IP
TL072IPE4
ACTIVE
PDIP
50
Pb-Free
(RoHS)
CU NIPDAU
N / A for Pkg Type
-40 to 85
TL072IP
TL072MFKB
ACTIVE
LCCC
FK
20
TBD
POST-PLATE
N / A for Pkg Type
-55 to 125
81023052A
TL072MFKB
TL072MJG
ACTIVE
CDIP
JG
TBD
A42
N / A for Pkg Type
-55 to 125
TL072MJG
TL072MJGB
ACTIVE
CDIP
JG
TBD
A42
N / A for Pkg Type
-55 to 125
8102305PA
TL072M
TL072MUB
ACTIVE
CFP
10
TBD
A42
N / A for Pkg Type
-55 to 125
8102305HA
TL072M
TL074ACD
ACTIVE
SOIC
14
50
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
TL074AC
TL074ACDE4
ACTIVE
SOIC
14
50
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
TL074AC
TL074ACDG4
ACTIVE
SOIC
14
50
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
TL074AC
TL074ACDR
ACTIVE
SOIC
14
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
TL074AC
TL074ACDRE4
ACTIVE
SOIC
14
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
TL074AC
TL074ACDRG4
ACTIVE
SOIC
14
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
TL074AC
TL074ACJ
OBSOLETE
CDIP
14
TBD
Call TI
Call TI
0 to 70
Addendum-Page 5
Samples
www.ti.com
7-Nov-2014
Orderable Device
Status
(1)

Drawing
Qty
Eco Plan
Lead/Ball Finish
MSL Peak Temp
(2)
(6)
(3)
Op Temp (C)
Device Marking
(4/5)
TL074ACN
ACTIVE
PDIP
14
25
Pb-Free
(RoHS)
CU NIPDAU
N / A for Pkg Type
0 to 70
TL074ACN
TL074ACNE4
ACTIVE
PDIP
14
25
Pb-Free
(RoHS)
CU NIPDAU
N / A for Pkg Type
0 to 70
TL074ACN
TL074ACNSR
ACTIVE
SO
NS
14
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
TL074A
TL074BCD
ACTIVE
SOIC
14
50
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
TL074BC
TL074BCDE4
ACTIVE
SOIC
14
50
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
TL074BC
TL074BCDG4
ACTIVE
SOIC
14
50
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
TL074BC
TL074BCDR
ACTIVE
SOIC
14
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
TL074BC
TL074BCDRE4
ACTIVE
SOIC
14
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
TL074BC
TL074BCDRG4
ACTIVE
SOIC
14
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
TL074BC
TL074BCN
ACTIVE
PDIP
14
25
Pb-Free
(RoHS)
CU NIPDAU
N / A for Pkg Type
0 to 70
TL074BCN
TL074BCNE4
ACTIVE
PDIP
14
25
Pb-Free
(RoHS)
CU NIPDAU
N / A for Pkg Type
0 to 70
TL074BCN
TL074CD
ACTIVE
SOIC
14
50
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
TL074C
TL074CDE4
ACTIVE
SOIC
14
50
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
TL074C
TL074CDG4
ACTIVE
SOIC
14
50
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
TL074C
TL074CDR
ACTIVE
SOIC
14
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU | CU SN
Level-1-260C-UNLIM
0 to 70
TL074C
TL074CDRE4
ACTIVE
SOIC
14
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
TL074C
TL074CDRG4
ACTIVE
SOIC
14
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
TL074C
TL074CN
ACTIVE
PDIP
14
25
Pb-Free
(RoHS)
CU NIPDAU
N / A for Pkg Type
0 to 70
TL074CN
Addendum-Page 6
Samples
www.ti.com
7-Nov-2014
Orderable Device
Status
(1)

Drawing
Qty
Eco Plan
Lead/Ball Finish
MSL Peak Temp
(2)
(6)
(3)
Op Temp (C)
Device Marking
(4/5)
TL074CNE4
ACTIVE
PDIP
14
25
Pb-Free
(RoHS)
CU NIPDAU
N / A for Pkg Type
0 to 70
TL074CN
TL074CNSR
ACTIVE
SO
NS
14
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
TL074
TL074CNSRG4
ACTIVE
SO
NS
14
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
TL074
TL074CPW
ACTIVE
TSSOP
PW
14
90
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
T074
TL074CPWG4
ACTIVE
TSSOP
PW
14
90
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
T074
TL074CPWLE
OBSOLETE
TSSOP
PW
14
TBD
Call TI
Call TI
0 to 70
TL074CPWR
ACTIVE
TSSOP
PW
14
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
T074
TL074CPWRE4
ACTIVE
TSSOP
PW
14
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
T074
TL074CPWRG4
ACTIVE
TSSOP
PW
14
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
0 to 70
T074
TL074ID
ACTIVE
SOIC
14
50
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 85
TL074I
TL074IDE4
ACTIVE
SOIC
14
50
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 85
TL074I
TL074IDG4
ACTIVE
SOIC
14
50
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 85
TL074I
TL074IDR
ACTIVE
SOIC
14
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 85
TL074I
TL074IDRE4
ACTIVE
SOIC
14
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 85
TL074I
TL074IDRG4
ACTIVE
SOIC
14
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 85
TL074I
TL074IJ
OBSOLETE
CDIP
14
TBD
Call TI
Call TI
-40 to 85
TL074IN
ACTIVE
PDIP
14
25
Pb-Free
(RoHS)
CU NIPDAU
N / A for Pkg Type
-40 to 85
TL074IN
TL074INE4
ACTIVE
PDIP
14
25
Pb-Free
(RoHS)
CU NIPDAU
N / A for Pkg Type
-40 to 85
TL074IN
TL074MFK
ACTIVE
LCCC
FK
20
TBD
POST-PLATE
N / A for Pkg Type
-55 to 125
TL074MFK
Addendum-Page 7
Samples
www.ti.com
7-Nov-2014
Orderable Device
Status
(1)

Drawing
Qty
Eco Plan
Lead/Ball Finish
MSL Peak Temp
(2)
(6)
(3)
Op Temp (C)
Device Marking
(4/5)
TL074MFKB
ACTIVE
LCCC
FK
20
TBD
POST-PLATE
N / A for Pkg Type
-55 to 125
81023062A
TL074MFKB
TL074MJ
ACTIVE
CDIP
14
TBD
A42
N / A for Pkg Type
-55 to 125
TL074MJ
TL074MJB
ACTIVE
CDIP
14
TBD
A42
N / A for Pkg Type
-55 to 125
8102306CA
TL074MJB
TL074MWB
ACTIVE
CFP
14
TBD
A42
N / A for Pkg Type
-55 to 125
8102306DA
TL074MWB
TL081-W
ACTIVE
WAFERSALE
YS
TBD
Call TI
Call TI
(1)
The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
Addendum-Page 8
Samples
www.ti.com
7-Nov-2014
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
OTHER QUALIFIED VERSIONS OF TL072, TL072M, TL074, TL074M :
Catalog: TL072, TL074

Enhanced Product: TL072-EP, TL072-EP, TL074-EP, TL074-EP
Military: TL072M, TL074M
NOTE: Qualified Version Definitions:
Catalog - TI's standard catalog product

Enhanced Product - Supports Defense, Aerospace and Medical Applications
Military - QML certified for Military and Defense Applications
Addendum-Page 9
PACKAGE MATERIALS INFORMATION

www.ti.com
24-Jan-2015
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins

Type Drawing
SPQ
Reel
Reel
A0
Diameter Width (mm)
(mm) W1 (mm)
B0
(mm)
K0
(mm)
P1
(mm)
W
Pin1
(mm) Quadrant
TL071ACDR
SOIC
2500
330.0
12.4
6.4
5.2
2.1
8.0
12.0
Q1
TL071BCDR
SOIC
2500
330.0
12.4
6.4
5.2
2.1
8.0
12.0
Q1
TL071CDR
SOIC
2500
330.0
12.4
6.4
5.2
2.1
8.0
12.0
Q1
TL071CDR
SOIC
2500
330.0
12.4
6.4
5.2
2.1
8.0
12.0
Q1
TL071CPSR
SO
PS
2000
330.0
16.4
8.2
6.6
2.5
12.0
16.0
Q1
TL071IDR
SOIC
2500
330.0
12.4
6.4
5.2
2.1
8.0
12.0
Q1
TL072ACDR
SOIC
2500
330.0
12.4
6.4
5.2
2.1
8.0
12.0
Q1
TL072BCDR
SOIC
2500
330.0
12.4
6.4
5.2
2.1
8.0
12.0
Q1
TL072CDR
SOIC
2500
330.0
12.4
6.4
5.2
2.1
8.0
12.0
Q1
TL072CDR
SOIC
2500
330.0
12.4
6.4
5.2
2.1
8.0
12.0
Q1
TL072CPWR
TSSOP
PW
2000
330.0
12.4
7.0
3.6
1.6
8.0
12.0
Q1
TL072IDR
SOIC
2500
330.0
12.4
6.4
5.2
2.1
8.0
12.0
Q1
TL072IDR
SOIC
2500
330.0
12.4
6.4
5.2
2.1
8.0
12.0
Q1
TL074ACDR
SOIC
14
2500
330.0
16.4
6.5
9.0
2.1
8.0
16.0
Q1
TL074ACNSR
SO
NS
14
2000
330.0
16.4
8.2
10.5
2.5
12.0
16.0
Q1
TL074BCDR
SOIC
14
2500
330.0
16.4
6.5
9.0
2.1
8.0
16.0
Q1
TL074CDR
SOIC
14
2500
330.0
16.4
6.5
9.0
2.1
8.0
16.0
Q1
TL074CDRG4
SOIC
14
2500
330.0
16.4
6.5
9.0
2.1
8.0
16.0
Q1
Pack Materials-Page 1

www.ti.com
24-Jan-2015
Device
Package Package Pins

Type Drawing
SPQ
Reel
Reel
A0
Diameter Width (mm)
(mm) W1 (mm)
B0
(mm)
K0
(mm)
P1
(mm)
W
Pin1
(mm) Quadrant
TL074CPWR
TSSOP
PW
14
2000
330.0
12.4
6.9
5.6
1.6
8.0
12.0
Q1
TL074IDR
SOIC
14
2500
330.0
16.4
6.5
9.0
2.1
8.0
16.0
Q1
*All dimensions are nominal
Device
Package Type
Package Drawing
Pins
SPQ
Length (mm)
Width (mm)
Height (mm)
TL071ACDR
SOIC
2500
340.5
338.1
20.6
TL071BCDR
SOIC
2500
340.5
338.1
20.6
TL071CDR
SOIC
2500
340.5
338.1
20.6
TL071CDR
SOIC
2500
367.0
367.0
35.0
TL071CPSR
SO
PS
2000
367.0
367.0
38.0
TL071IDR
SOIC
2500
340.5
338.1
20.6
TL072ACDR
SOIC
2500
340.5
338.1
20.6
TL072BCDR
SOIC
2500
340.5
338.1
20.6
TL072CDR
SOIC
2500
340.5
338.1
20.6
TL072CDR
SOIC
2500
367.0
367.0
35.0
TL072CPWR
TSSOP
PW
2000
367.0
367.0
35.0
TL072IDR
SOIC
2500
367.0
367.0
35.0
TL072IDR
SOIC
2500
340.5
338.1
20.6
TL074ACDR
SOIC
14
2500
333.2
345.9
28.6
TL074ACNSR
SO
NS
14
2000
367.0
367.0
38.0

www.ti.com
24-Jan-2015
Device
Package Type
Package Drawing
Pins
SPQ
Length (mm)
Width (mm)
Height (mm)
TL074BCDR
SOIC
14
2500
333.2
345.9
28.6
TL074CDR
SOIC
14
2500
333.2
345.9
28.6
TL074CDRG4
SOIC
14
2500
333.2
345.9
28.6
TL074CPWR
TSSOP
PW
14
2000
367.0
367.0
35.0
TL074IDR
SOIC
14
2500
333.2
345.9
28.6
MECHANICAL DATA
MCER001A JANUARY 1995 REVISED JANUARY 1997
JG (R-GDIP-T8)
CERAMIC DUAL-IN-LINE
0.400 (10,16)
0.355 (9,00)
8
0.280 (7,11)
0.245 (6,22)
0.063 (1,60)
0.015 (0,38)
4
0.065 (1,65)
0.045 (1,14)
0.310 (7,87)
0.290 (7,37)
0.020 (0,51) MIN
0.200 (5,08) MAX

Seating Plane
0.130 (3,30) MIN
0.023 (0,58)
0.015 (0,38)
015
0.100 (2,54)
0.014 (0,36)
0.008 (0,20)
4040107/C 08/96
NOTES: A.
B.
C.
D.
E.
All linear dimensions are in inches (millimeters).

This drawing is subject to change without notice.
This package can be hermetically sealed with a ceramic lid using glass frit.
Index point is provided on cap for terminal identification.
Falls within MIL STD 1835 GDIP1-T8
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PACKAGE OUTLINE
PW0008A
TSSOP - 1.2 mm max height

SCALE 2.800
SMALL OUTLINE PACKAGE
C
6.6
TYP
6.2
SEATING PLANE
PIN 1 ID
AREA
0.1 C
6X 0.65
1
3.1
2.9
NOTE 3
2X
1.95
4
5
B
4.5
4.3
NOTE 4
SEE DETAIL A
8X
0.30
0.19
0.1
C A
1.2 MAX
(0.15) TYP
0.25
GAGE PLANE
0 -8
0.15
0.05
0.75
0.50
DETAIL A
TYPICAL
4221848/A 02/2015
NOTES:
1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153, variation AA.
www.ti.com
EXAMPLE BOARD LAYOUT
PW0008A

8X (1.5)
8X (0.45)
SYMM
1
8
(R0.05)
TYP
SYMM
6X (0.65)
4
(5.8)
LAND PATTERN EXAMPLE

SCALE:10X
SOLDER MASK
OPENING
METAL
SOLDER MASK
OPENING
METAL UNDER
SOLDER MASK
0.05 MAX
ALL AROUND
0.05 MIN
ALL AROUND
SOLDER MASK
DEFINED
NON SOLDER MASK

DEFINED
SOLDER MASK DETAILS

NOT TO SCALE
4221848/A 02/2015
NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
www.ti.com
EXAMPLE STENCIL DESIGN
PW0008A

8X (1.5)
8X (0.45)
SYMM
(R0.05) TYP
1
8
SYMM
6X (0.65)
4
(5.8)
SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

SCALE:10X
4221848/A 02/2015
NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
9. Board assembly site may have different recommendations for stencil design.
www.ti.com
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All semiconductor products (also referred to herein as components) are sold subject to TIs terms and conditions of sale
supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TIs terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TIs goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or enhanced plastic are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.
Products
Applications
Audio
www.ti.com/audio
Automotive and Transportation
www.ti.com/automotive
Amplifiers
amplifier.ti.com
Communications and Telecom
www.ti.com/communications
Data Converters
dataconverter.ti.com
Computers and Peripherals
www.ti.com/computers
DLP Products
www.dlp.com
Consumer Electronics
www.ti.com/consumer-apps
DSP
dsp.ti.com
Energy and Lighting
www.ti.com/energy
Clocks and Timers
www.ti.com/clocks
Industrial
www.ti.com/industrial
Interface
interface.ti.com
Medical
www.ti.com/medical
Logic
logic.ti.com
Security
www.ti.com/security
Power Mgmt
power.ti.com
Space, Avionics and Defense
www.ti.com/space-avionics-defense
Microcontrollers
microcontroller.ti.com
Video and Imaging
www.ti.com/video
RFID
www.ti-rfid.com
OMAP Applications Processors
www.ti.com/omap
TI E2E Community
e2e.ti.com
Wireless Connectivity
www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

TL07 XX

Uploaded by

Copyright:

Available Formats

TL07 XX

Uploaded by

Document Information

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

TL07 XX

Uploaded by

Copyright:

Available Formats

Sample &

TL071, TL071A, TL071B

TL07xx Low-Noise JFET-Input Operational Amplifiers

The TL07xx JFET-input operational amplifier family is

Low Power Consumption

The devices feature high slew rates, low-input bias

Motor Integrated Systems: UPS

BODY SIZE (NOM)

(1) For all available packages, see the orderable addendum at

TL071, TL071A, TL071B

Absolute Maximum Ratings ......................................

8.3 Feature Description................................................. 14

Application and Implementation ........................ 15

10 Power Supply Recommendations ..................... 17

12 Device and Documentation Support ................. 19

Parameter Measurement Information ................ 12

Documentation Support ........................................

13 Mechanical, Packaging, and Orderable

Moved Typical Characteristics into Specifications section. ................................................................................................... 8

Changes from Revision K (January 2014) to Revision L

Moved Tstg to Handling Ratings table .................................................................................................................................... 5

Added missing Electric Characteristics table ........................................................................................................................ 6

Added Device and Documentation Support section............................................................................................................. 19

Added Mechanical, Packaging, and Orderable Information section..................................................................................... 19

Changes from Revision J (March 2005) to Revision K

Updated document to new TI datasheet format - no specification changes. ......................................................................... 1

Added ESD warning ............................................................................................................................................................. 19

Submit Documentation Feedback

Copyright 19782015, Texas Instruments Incorporated

TL071, TL071A, TL071B

SLOS080M SEPTEMBER 1978 REVISED JUNE 2015

5 Pin Configuration and Functions

TL072x D, JG, P, PS and PW Package

TL074x D, J, N , NS, PW, and W Package

Copyright 19782015, Texas Instruments Incorporated

Submit Documentation Feedback

TL071, TL071A, TL071B

Input offset adjustment

Input offset adjustment

Submit Documentation Feedback

Copyright 19782015, Texas Instruments Incorporated

TL071, TL071A, TL071B

SLOS080M SEPTEMBER 1978 REVISED JUNE 2015

Operating Virtual Junction Temperature

Case temperature for 60 seconds - FK package

Lead temperature 1.8 mm (1/16 inch) from case for 10 seconds

Supply voltage (2)

Differential input voltage

Input voltage (2) (4)

Duration of output short circuit (5)

6.2 ESD Ratings

Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)

Charged-device model (CDM), per JEDEC specification JESD22C101 (2)

6.3 Recommended Operating Conditions

Operating free-air temperature

TL07xA, TL07xB, TL07xC

6.4 Thermal Information

Copyright 19782015, Texas Instruments Incorporated

Submit Documentation Feedback