S2 LP

S2-LP
Ultra-low power, high performance, sub-1GHz transceiver
Datasheet - production data
Antenna diversity algorithm

Fully integrated ultra-low power RC oscillator
Wake-up driven by internal timer or external
event
Digital real time RSSI
Flexible packet length with dynamic payload
length
Programmable preamble and SYNC word
quality filtering and detection
Embedded CSMA/CA engine based on
listen-before-talk systems
IEEE 802.15.4g hardware packet support
Features with whitening, FEC, CRC and dual SYNC
word detection
Frequency bands: Wireless M-BUS supported
430-470 MHz Enables operations in the SIGFOX
860-940 MHz networks
Modulation schemes: Suitable to build systems targeting:
2(G)FSK, 4(G)FSK Europe: ETSI EN 300 220, ETSI EN
OOK, ASK 303 131
Air data rate from 0.3 to 500 kbps US: FCC part 15 and part 90
Ultra-low power consumption: Japan: ARIB STD T67, T108
7 mA RX China: SRRC
10 mA TX @ +10 dBm Operating temperature range:
Excellent performance of receiver sensitivity: -40 C to +85 C
down to -130 dBm
Excellent receiver selectivity and blocking
Programmable RF output power up to +16
Applications
dBm Sensors to Cloud
Bit rate from 0.3 to 500 kbps Smart metering
Programmable RX digital filter Home energy management systems
Programmable channel spacing Wireless alarm systems
Fast startup and frequency synthesizer Smart home
settling time Building automation
Automatic frequency offset compensation, Industrial monitoring and control
AGC and symbol timing recovery Smart lighting systems
More than 140 dB RF link budget Table 1: Device summary
Battery indicator and low battery detector
Order code Package Packing
RX and TX FIFO buffers
4 wires SPI interface S2-LPQTR QFN24 4x4x1 Tape and reel
Automatic packet acknowledgment and
retransmission
Embedded timeout protocol engine
November 2016 DocID029944 Rev 1 1/90

This is information on a product in full production. www.st.com
Contents S2-LP
Contents
1 Description....................................................................................... 8
2 Detailed functional description ...................................................... 9
3 Typical application diagram and pin description ........................ 11
3.1 Pin diagram ..................................................................................... 13
3.2 Pin description................................................................................. 13
4 Specifications ................................................................................ 15
4.1 Absolute maximum ratings .............................................................. 15
4.2 Operating range .............................................................................. 15
4.3 Thermal properties .......................................................................... 15
4.4 Power consumption ......................................................................... 16
4.5 General characterization ................................................................. 17
4.6 Frequency synthesizer .................................................................... 18
4.7 Crystal oscillator .............................................................................. 18
4.8 RF receiver...................................................................................... 19
4.8.1 Blocking and selectivity at 433 MHz ................................................. 20
4.8.2 Sensitivity at 433 MHz ...................................................................... 21
4.9 RF transmitter ................................................................................. 23
4.9.1 Harmonic emission at 433 MHz ....................................................... 24
4.10 Digital interface specification ........................................................... 25
4.11 Battery indicator .............................................................................. 26
5 Block description .......................................................................... 27
5.1 Power management ........................................................................ 27
5.2 Power On Reset .............................................................................. 28
5.3 RF synthesizer ................................................................................ 29
5.3.1 RF channel frequency settings ......................................................... 30
5.4 Digital modulator ............................................................................. 31
5.4.1 Frequency modulation ...................................................................... 31
2/90 DocID029944 Rev 1

S2-LP Contents
5.4.2 Amplitude modulation ....................................................................... 33

5.4.3 Direct polar mode ............................................................................. 34
5.4.4 Test modes ....................................................................................... 35
5.4.5 Data rate ........................................................................................... 35
5.5 Receiver .......................................................................................... 36
5.5.1 Automatic frequency compensation ................................................. 36
5.5.2 Automatic gain control ...................................................................... 37
5.5.3 Symbol timing recovery .................................................................... 38
5.5.4 RX channel filter bandwidth .............................................................. 39
5.5.5 Intermediate frequency setting ......................................................... 39
5.5.6 RX timer management...................................................................... 39
5.5.7 Receiver data modes........................................................................ 40
5.5.8 Receiver quality indicators ............................................................... 41
5.5.9 CS blanking ...................................................................................... 42
5.5.10 Antenna switching ............................................................................ 42
5.6 Transmitter ...................................................................................... 43
5.6.1 PA configuration ............................................................................... 43
5.6.2 Transmitter data modes.................................................................... 44
5.6.3 Data FIFO ......................................................................................... 44
5.7 Integrated RCO ............................................................................... 46
5.8 Low battery indicator ....................................................................... 47
5.9 Voltage reference ............................................................................ 47
6 Operating modes ........................................................................... 48
6.1 Command list .................................................................................. 49
6.2 State transaction response time ...................................................... 50
6.3 Sleep states .................................................................................... 50
7 Packet handler engine .................................................................. 51
7.1 BASIC packet format ....................................................................... 51
7.2 STack packet .................................................................................. 53
7.3 802.15.4g packet............................................................................. 54
7.4 UART over the air packet format ..................................................... 55
7.5 Wireless MBUS packet (W-MBUS, EN13757-4) ............................. 56
7.6 Payload transmission order ............................................................. 56
7.7 Automatic packet filtering ................................................................ 56
7.8 Data coding and integrity check ...................................................... 57
7.8.1 FEC................................................................................................... 57
DocID029944 Rev 1 3/90

Contents S2-LP
7.8.2 Manchester coding ........................................................................... 58
7.8.3 3-out-of-6 coding .............................................................................. 58
7.9 CRC ................................................................................................ 59
7.10 Data whitening ................................................................................ 59
8 Link layer protocol ........................................................................ 61
8.1 Automatic acknowledgment ............................................................ 61
8.1.1 Automatic acknowledgment with piggybacking ................................ 62
8.1.2 Automatic retransmission ................................................................. 62
8.2 Timeout protocol engine .................................................................. 63
8.2.1 Low duty cycle mode ........................................................................ 64
8.2.2 Sniff mode ........................................................................................ 66
8.3 CSMA/CA engine ............................................................................ 67
9 MCU interface ................................................................................ 71
9.1 Serial Peripheral Interface ............................................................... 71
9.2 Interrupts ......................................................................................... 72
9.3 GPIOs ............................................................................................. 74
10 Register contents .......................................................................... 76
11 Package information ..................................................................... 86
11.1 QFN24L (4x4 mm) package information ......................................... 87
12 Revision history ............................................................................ 89
4/90 DocID029944 Rev 1

S2-LP List of tables
List of tables
Table 1: Device summary ........................................................................................................................... 1
Table 2: Description of the external components of the typical application diagrams .............................. 12
Table 3: Pinout .......................................................................................................................................... 13
Table 4: Absolute maximum ratings ......................................................................................................... 15
Table 5: Operating range .......................................................................................................................... 15
Table 6: Thermal data ............................................................................................................................... 15
Table 7: Low-power states power consumption ....................................................................................... 16
Table 8: Power consumption in reception TA = 25C, VDD = 3.0 V, fc = 868 MHz ................................. 16
Table 9: Power consumption in transmission fc= 920 MHz ...................................................................... 16
Table 10: Power consumption in transmission fc= 868 MHz .................................................................... 17
Table 11: Power consumption in transmission fc= 434 MHz .................................................................... 17
Table 12: General characteristics ............................................................................................................. 17
Table 13: Data rate with different coding options ..................................................................................... 17
Table 14: Frequency synthesizer parameters .......................................................................................... 18
Table 15: Crystal oscillator characteristics ............................................................................................... 19
Table 16: Ultra-low power RC oscillator ................................................................................................... 19
Table 17: RF receiver characteristics ....................................................................................................... 20
Table 18: Blocking and selectivity at 433 MHz ......................................................................................... 20
Table 19: Sensitivity at 433 MHz .............................................................................................................. 21
Table 24: RF transmitter characteristics ................................................................................................... 23
Table 25: PA impedance .......................................................................................................................... 23
Table 26: Regulatory standards ................................................................................................................ 24
Table 27: Harmonic emission at 433 MHz ................................................................................................ 24
Table 30: Digital SPI input, output and GPIO specification ...................................................................... 25
Table 31: Battery indicator and low battery detector ................................................................................ 26
Table 32: SMPS output voltage ................................................................................................................ 27
Table 33: POR parameters ....................................................................................................................... 28
Table 34: Charge pump words ................................................................................................................. 29
Table 35: Resolution frequency ................................................................................................................ 30
Table 36: Channel spacing resolution ...................................................................................................... 31
Table 37: Modulation scheme................................................................................................................... 31
Table 38: Constellation mapping 2-(G)FSK .............................................................................................. 32
Table 39: Constellation mapping 4-(G)FSK .............................................................................................. 32
Table 40: PA Bessel filter words ............................................................................................................... 34
Table 41: Channel filter words .................................................................................................................. 39
Table 42: RX timer stop condition configuration ....................................................................................... 40
Table 43: CS mode description ................................................................................................................ 41
Table 44: RCO Frequency ........................................................................................................................ 46
Table 45: States ........................................................................................................................................ 49
Table 46: Commands................................................................................................................................ 49
Table 47: Response time .......................................................................................................................... 50
Table 48: BASIC packet format ................................................................................................................ 51
Table 49: Preamble field selection............................................................................................................ 51
Table 50: STack packet ............................................................................................................................ 53
Table 51: 802.15.4g packet ...................................................................................................................... 54
Table 52: PHR frame ................................................................................................................................ 55
Table 53: UART over the air packet format .............................................................................................. 55
DocID029944 Rev 1 5/90

List of tables S2-LP
Table 54: 3-out-of-6 coding scheme ......................................................................................................... 58

Table 55: Timer description and duration (the values are related to fdig of 26 MHz) .............................. 63
Table 56: Interrupts list ............................................................................................................................. 72
Table 57: GPIO digital output functions .................................................................................................... 74
Table 58: GPIO digital input functions ...................................................................................................... 75
Table 59: Register contents ...................................................................................................................... 76
Table 60: QFN24L (4x4 mm) package mechanical data .......................................................................... 88
Table 61: Document revision history ........................................................................................................ 89
6/90 DocID029944 Rev 1

S2-LP List of figures
List of figures
Figure 1: Simplified S2-LP block diagram................................................................................................. 10
Figure 2: Suggested application diagram (embedded SMPS used) ........................................................ 11
Figure 3: Suggested application diagram (embedded SMPS not used) .................................................. 12
Figure 4: Pin diagram, 4 mm x 4 mm QFN24 package ............................................................................ 13
Figure 5: Power on reset timing and limits................................................................................................ 28
Figure 6: Direct polar mode ...................................................................................................................... 35
Figure 7: Output power ramping configuration ......................................................................................... 44
Figure 8: Threshold in FIFO ...................................................................................................................... 45
Figure 9: State diagram ............................................................................................................................ 48
Figure 10: data whitening scheme ............................................................................................................ 59
Figure 11: data whitening scheme 802.15.4g ........................................................................................... 60
Figure 12: Automatic retransmission scenario ......................................................................................... 63
Figure 13: Common RX operation ............................................................................................................ 64
Figure 14: LDC RX operation ................................................................................................................... 64
Figure 15: LDC in TX with auto-ack .......................................................................................................... 66
Figure 16: LDC in RX with auto-ack ......................................................................................................... 66
Figure 17: Fast RX termination mode with LDC ....................................................................................... 67
Figure 18: Fast Rx termination: CS detection ........................................................................................... 67
Figure 19: Flowchart of the S2-LP CSMA procedure ............................................................................... 68
Figure 20: CSMA if channel is free (timeline) ........................................................................................... 69
Figure 21: CSMA with persistent mode if channel is busy (timeline) ....................................................... 70
Figure 22: CSMA with non-persistent mode if channel is busy (timeline) ................................................ 70
Figure 23: CSMA with non-persistent mode if channel becomes free (timeline)...................................... 70
Figure 24: SPI write sequence .................................................................................................................. 71
Figure 25: SPI read sequence .................................................................................................................. 72
Figure 26: SPI command sequence ......................................................................................................... 72
Figure 27: QFN24L (4x4 mm) package outline ........................................................................................ 87
DocID029944 Rev 1 7/90

Description S2-LP
1 Description
The S2-LP is a high performance ultra-low power RF transceiver, intended for RF wireless
applications in the sub-1 GHz band. It is designed to operate in both the license-free ISM
and SRD frequency bands at 433, 868 and 920 MHz, but can also be programmed to
operate at other additional frequencies in the 430-470 MHz, 860-940 MHz bands.
The S2-LP supports different modulation schemes: 2(G)FSK, 4(G)FSK, OOK and ASK.
The air data rate is programmable from 0.3 to 500 kbps.
The S2-LP can be used in systems with channel spacing of 12.5/25 kHz enabling the
narrow band operations.
The S2-LP shows an RF link budget higher than 140 dB for long communication ranges
and meets the regulatory requirements applicable in territories worldwide, including
Europe, Japan, China and the USA.
8/90 DocID029944 Rev 1

S2-LP Detailed functional description
2 Detailed functional description

The S2-LP integrates a configurable baseband modem with proprietary fully programmable
packet format allowing also:
IEEE 802.15.4g applications
The hardware packet supports whitening, CRC, FEC and dual SYNC word
detection.
Wireless M-Bus applications
In order to reduce the overall system power consumption and increase the communication
reliability, the S2-LP provides an embedded programmable automatic packet
acknowledgment, automatic packet retransmission, CSMA/CA engine, low duty cycle
protocol, RX sniff mode and timeout protocol.
The S2-LP fully supports antenna diversity with an integrated antenna switching control
algorithm.
Transmitted/received data bytes are buffered in two different 128 bytes FIFOs (TX FIFO
and RX FIFO), accessible via SPI interface for host processing.
In addition, the reduced number of external components enables a cost effective solution
permitting a compact PCB footprint.
The S2-LP targets volume applications like:
sensors to Cloud
smart metering
home energy management systems
wireless alarm systems
smart home
building automation
industrial monitoring and control
DocID029944 Rev 1 9/90

Detailed functional description S2-LP
Figure 1: Simplified S2-LP block diagram
The receiver architecture is low-IF conversion, the received RF signal is amplified by a two-
stage low-noise amplifier (LNA) and down-converted in quadrature (I and Q) to the
intermediate frequency (IF). LNA and IF amplifiers make up the RX front-end (RXFE) and
have programmable gain. At IF, the ADCs digitalize the I/Q signals. The demodulated data
go to an external MCU either through the 128-byte RX FIFO, readable via SPI, or directly
using a programmable GPIO pin.
The transmitter part of the S2-LP is based on direct synthesis of the RF frequency. The
power amplifier (PA) input is the LO generated by the RF synthesizer, while the output level
can be configured between -30 dBm and +14 dBm (+16 dBm in boost mode), at pin level
with 0.5 dB steps.
The data to be transmitted can be provided by an external MCU either through the 128-
byte TX FIFO writable via SPI, or directly using a programmable GPIO pin. The S2-LP
supports frequency hopping, TX/RX and antenna diversity switch control, extending the link
range and improving performance.
The S2-LP has a very efficient power management (PM) system. An integrated switched
mode power supply (SMPS) regulator allows operation from a battery voltage ranging from
+1.8 V to +3.6 V, and with power conversion efficiency of 90%.
A crystal must be connected between XIN and XOUT. It is digitally configurable to operate
with different crystals. As an alternative, an external clock signal can be used to feed XIN
for proper operation. The S2-LP also has an integrated low-power RC oscillator, generating
the 34.7 kHz signal used as a clock for the slowest timeouts.
A standard 4-pin SPI bus is used to communicate with the external MCU. Four configurable
general purpose I/Os are available.
10/90 DocID029944 Rev 1

S2-LP Typical application diagram and pin description
3 Typical application diagram and pin description

This section describes two different application diagrams for the S2-LP. Figure 2:
"Suggested application diagram (embedded SMPS used)" shows the suggested
configuration with SMPS-ON.
Figure 2: Suggested application diagram (embedded SMPS used)
DIGITAL INTERFACE
C0
VR DIG
GPIO 3
GPIO 2
GPIO 1
GPIO 0
CSn
24 23 22 21 20 19
VSMPS2
VDD SMPS SCLK
VBATT 1 18
C1
SMPS1 SDI
2 S2-LPQTR 17
SMPS2 SDO
3 16
XOUT VDD DIG/RX
VBATT C17
4 15
C2
XTAL XIN RX-
5 14
SDN RX+ C13 C14 L5
6 13
C3 C11
SHUTDOWN
7 8 9 10 11 12 L3
VR SYNTH
VDD ANA/SYNTH
VREF VCO
VR RF
VDD TX/VCO
TX
C10 L6
C4 C6
C5 L7
VSMPS2 C16
VBATT
VBATT
C28
L8 L9 L10 C21
C29 C30 C31 C32
Figure 3: "Suggested application diagram (embedded SMPS not used)" shows the SMPS-
OFF mode application diagram, it allows to improve the sensitivity paying that with an
increasing of the power consumption.
DocID029944 Rev 1 11/90

Typical application diagram and pin description S2-LP
Figure 3: Suggested application diagram (embedded SMPS not used)
DIGITAL INTERFACE
C0
VR DIG
GPIO 3
GPIO 2
GPIO 1
GPIO 0
CSn
24 23 22 21 20 19
VDD SMPS SCLK
VBATT 1 18
SMPS1 SDI
EXT 1.4-1.8 V VSMPS2 2 S2-LPQTR 17

SMPS2 SDO
3 16
XOUT VDD DIG/RX
VBATT C17
4 15
C2
XTAL XIN RX-
5 14
SDN RX+ C13 C14 L5
6 13
C3 C11
SHUTDOWN
7 8 9 10 11 12 L3
VR SYNTH
VDD ANA/SYNTH
VREF VCO
VR RF
VDD TX/VCO
TX
C10 L6
C4 C6
C5 L7
VSMPS2 C16
VBATT
VBATT
C28
L8 L9 L10 C21
C29 C30 C31 C32
Table 2: Description of the external components of the typical application diagrams

Components SMPS ON SMPS OFF Description
Decoupling capacitor for on-chip voltage regulator
C0 X X
to digital part
C1 X - SMPS LC filter capacitors
C2, C3 X X Crystal loading capacitors
C4 X X
to synthesizer (LF part)
Decoupling capacitor for band-gap voltage
C5 X X
reference of VCO regulator
C6 X X
to LNA-MIXER
C29, C30, C31,
X X TX LC filter/matching capacitors
C32
C11, C13, C16,
X X DC blocking capacitors
C21
C10, C14, C17 X X RF balun/matching capacitors
L0 X - SMPS LC filter inductor
RF choke inductor or resonating inductor (upon
L7 X X
RF network topology)
L8, L9, L10 X X TX LC filter/matching inductors
12/90 DocID029944 Rev 1

S2-LP Typical application diagram and pin description
Components SMPS ON SMPS OFF Description
L3, L5, L6 X X RX balun/matching inductors
XTAL X X Crystal
3.1 Pin diagram

Figure 4: Pin diagram, 4 mm x 4 mm QFN24 package
3.2 Pin description

Table 3: Pinout
N. Pin name Pin type Description
VDD
1 Power 1.8 V to 3.6 V analog power supply for SMPS only.
SMPS
2 SMPS1 Analog out 1.1 V to 1.8 V SMPS regulator output to be externally filtered.
1.1 V to 1.8 V SMPS voltage input after LC filtering applied to
3 SMPS2 Analog in
SMPS1 output.
Crystal oscillator output. Connect to an external crystal or leave
4 XOUT Analog out
floating if driving the XIN pin with an external clock source.
Crystal oscillator input. Connect to an external crystal or to an
external clock source. If using an external clock source, DC
5 XIN Analog in coupling with a minimum 0.2 VDC level is recommended and
minimum AC amplitude of 400 mVpp (however, the instantaneous
level at input cannot exceed the 0 1.4 V range).
DocID029944 Rev 1 13/90

Typical application diagram and pin description S2-LP
N. Pin name Pin type Description
Shutdown input pin. SDN should be = 0 in all modes, but
6 SDN Digital in
SHUTDOWN mode
VDD
7 ANA/ Power 1.8 V to 3.6 V power
SYNTH
VR
8 Analog in/out 1.2 V SYNTH-LDO output for decoupling
SYNTH
VREF
9 Analog out 1.2 V VCO-LDO for decoupling
VCO
VDD
10 Power 1.8 V to 3.6 V power supply
VCO/TX
11 TX RF output RF output signal
12 VR RF Analog in/out 1.2 V RX-LDO output for decoupling
13 RXn RF in
Differential RF input signals for the LNA
14 RXp RF in
VDD
15 Power 1.8 V to 3.6 V power supply
RX/DIG
16 SDO Digital out SPI slave data output
17 SDI Digital in SPI slave data input
18 SCLK Digital in SPI slave clock input
19 CSn Digital in SPI chip select
20 GPIO0 Digital I/O
21 GPIO1 Digital I/O General purpose I/O that may be configured through the SPI
22 GPIO2 Digital I/O registers to perform various functions
23 GPIO3 Digital I/O

24 VR DIG Analog in/out 1.2 V digital power supply output for decoupling
14/90 DocID029944 Rev 1

S2-LP Specifications
4 Specifications
4.1 Absolute maximum ratings
Absolute maximum ratings are those values above which damage to the device may occur.
Functional operation under these conditions is not implied. All voltages refer to GND.
Table 4: Absolute maximum ratings
Parameter Min. Typ. Max. Unit
Supply and SMPS pins -0.3 +3.9
DC voltage on VREG pins -0.3 +3.9
DC voltage on digital input pins -0.3 +3.9
DC voltage on digital output pins -0.3 +3.9 V
DC voltage on ground pins -0.3 +3.9
DC voltage on analog pins -0.3 +1.8
DC voltage on TX pin -0.3 +3.9
Storage temperature range -40 +105 C
VESD-HBM -500 +500 V
4.2 Operating range

Table 5: Operating range
Parameter Min. Typ. Max. Unit
Operating battery supply voltage (VBAT) 1.8 3.0 3.6 V
Operating ambient temperature range -40 25 85 C
4.3 Thermal properties

Table 6: Thermal data
Parameter QFN24 Unit
Thermal resistance junction-ambient 66 C/W
DocID029944 Rev 1 15/90

Specifications S2-LP
4.4 Power consumption

Characteristics measured over recommended operating conditions unless otherwise
specified. Typical values are referred to 25 C temperature, VBAT = 3.0 V. All performance
is referred to a 50 antenna connector.
Table 7: Low-power states power consumption
Parameter Test conditions Min. Typ. Max. Unit
Shutdown 2.5
Standby 350 nA
Supply current Sleep - 600 -
Sleep (FIFOs retained) 0.9
A
Ready 350
Table 8: Power consumption in reception TA = 25C, VDD = 3.0 V, fc = 868 MHz

RX @ sensitivity level 8
RX in sniff mode @ 1.2 kbps(1) 0.9 mA
Supply current RX in sniff mode @ 38.4 kbps(2) 0.8
RX in LDC mode @ 1.2 kbps(3) 21
- - A
RX in LDC mode @ 38.4 kbps(4) 3
Notes:
(1)Using 2-FSK 2.4 kHz DEV, DR=1.2 kbps, 4 bytes preamble and 8kHz ch. filter. Where the receiver wakes up at
regular intervals to look for an incoming packet.
(2)Using 2-FSK 20 kHz DEV, DR=38.4 kbps, 24 bytes preamble and 100kHz ch. filter. Where the receiver wakes
up at regular intervals to look for an incoming packet.
(3)Check for data packet every 1 second in LDC mode. 2-FSK 1.2 kHz DEV and 8kHz ch. filter, DR=1.2 kbps,
internal RC oscillator used as sleep timer. Sniff timer enabled.
(4)Check for data packet every 1 second in LDC mode. 2-FSK 20 kHz DEV, DR=38.4 kbps and 100 kHz ch. filter,
internal 34.6 kHz RC oscillator used as sleep timer. Sniff timer enabled.
Table 9: Power consumption in transmission fc= 920 MHz

TX CW @ 14 dBm 20.6
Supply current mA
TX CW @ 10 dBm 11.7
TX CW @ 16 dBm in Boost(1) 27
Notes:
(1)SMPS output voltage 1.8 V
16/90 DocID029944 Rev 1


TX CW @ 14 dBm 19
Supply current mA
TX CW @ 10 dBm 10.7
TX CW @ 16 dBm in Boost(1) 25
Notes:
(1)SMPS output voltage 1.8 V

TX CW @ 14 dBm 19
Supply current mA
TX CW @ 10 dBm 10.2
4.5 General characterization

Table 12: General characteristics
Parameter Typ. Unit
430 - 470
Frequency range MHz
860 - 940
2-(G)FSK 0.3 - 250
Data rate DR 4-(G)FSK 0.6 - 500 kbps
OOK/ASK 0.3 -125
Data rate accuracy 100 ppm
Frequency deviation FDEV 0.15 - 500 kHz
If "Manchester" or "3-out-of-6" or FEC coding options are enabled the actual bit rate is
affected as follows
Table 13: Data rate with different coding options
Coding option 4(G)FSK Data rate [kbps]
NRZ 500
FEC 250
Manchester 250
3-out-of-6 333.3
DocID029944 Rev 1 17/90

4.6 Frequency synthesizer

Table 14: Frequency synthesizer parameters
50
Parameter Test conditions Unit
MHz
Frequency step size Out-Loop Divider Ratio = 4 25 Hz
10 kHz -111.5
RF carrier phase noise 433 MHz 100 kHz -111.8
1 MHz -124.4
10 kHz -104
RF carrier phase noise 868 MHz 100 kHz -104.5 dBc/Hz
1 MHz -119.5
10 kHz -104
RF carrier phase noise 915 MHz 100 kHz -104
1 MHz -119
PLL tuning voltage settling time @
1% Typical intermediate frequency (IF): 300
55 s
kHz
(RX/TX transitions: f = IF)
PLL calibration time 12 s
4.7 Crystal oscillator

specified. All typical values are referred to 25 C temperature, VBAT = 3.0 V.
The device supports crystals in the range [24-26] MHz and [48-52] MHz.
If the crystal is in the [2426] MHz range, both the analog and the digital parts must work at
this frequency. Otherwise, if a crystal in the [48-52] MHz range is used, the analog part
must work at this frequency and the digital part at this frequency divided by 2. From now on
in this document the XTAL oscillator will be indicated with and the digital clock with .
The divider for the digital part can be set by the PD_CLKDIV bit of the XO_RCO_CONFIG1
in the following way:

if a [48 52] MHz crystal is used, this bit must be 0 (digital divider enabled: = )
2
if a [24 26] MHz crystal is used, this bit must be 1 (digital divider disabled: =
).
The safest procedure to disable the divider without any risk of glitches in the digital clock is
to switch into STANDBY mode, hence, disable the divider through register setting, and then
come back to the READY state.
18/90 DocID029944 Rev 1

In order to avoid potential RF performance degradations, the crystal frequency should be
chosen to satisfy the following equation:

ROUND ( ) 1MHz

where n is an integer in the set [1-7, B] (B is the synthesizers divider ratio).
Table 15: Crystal oscillator characteristics
24 26
Crystal frequency MHz
48 52
Frequency tolerance(1) 40 ppm
Minimum requirement 10 kHz -135
on external reference
phase noise mask 100 kHz -140
( = 26MHz), to 1 MHz -140 dBc/Hz
avoid degradation on
synthesizer
10 MHz -140
phase/noise
Programmable trans-
conductance of the 13 -43 mS
oscillator at start-up
Startup time(2) VBAT=1.8 V, < = 26MHz 200 s
Notes:
(1)Including
initial tolerance, crystal loading, aging, and temperature dependence. The acceptable crystal tolerance
depends on RF frequency and channel spacing/bandwidth.
(2)Startup times are crystal dependent. The crystal oscillator trans-conductance can be tuned to compensate the
variation of crystal oscillator series resistance
Table 16: Ultra-low power RC oscillator

Parameter Test conditions Typ. Unit
Calibrated RC oscillator frequency is derived from
Calibrated frequency 33.3(1) kHz
crystal oscillator frequency.
Frequency accuracy after
1 %
calibration
Notes:
(1)Depending on the crystal frequency, the reported value is referring to 50MHz.
4.8 RF receiver
specified. All typical values are referred to 25 C temperature, VBAT = 3.0 V, no frequency
offset in the RX signal. All performance is referred to a 50 antenna connector, via the
reference design.
DocID029944 Rev 1 19/90

Table 17: RF receiver characteristics
Parameter Test condition SMPS on Unit
Receiver channel
1-800 kHz
bandwidth CHF
Max RX gain, tied (RX + TX) matching 433 MHz -15

RX input return loss dB
networks 868 MHz -15
2-FSK 1.2 kHz FDEV, DR = 1.2 kbps, 433 MHz 10

Saturation 1% BER
CHF = 4 kHz 868 MHz 10
dBm
Input third order Interferers are continuous wave @ 6 MHz 433 MHz -23
intercept point and 12 MHz offset from carrier. 868 MHz -20
Max RX gain, tied (RX + TX) matching 433 MHz 8.5

RX noise figure dB
networks 868 MHz 8.5
Differential input Max RX gain 433 MHz 200 // 1.5

//pF
impedance at LNA R // C 868 MHz 200 // 1.5
4.8.1 Blocking and selectivity at 433 MHz

Table 18: Blocking and selectivity at 433 MHz
+12.5 kHz (adjacent channel) 68
-12.5 kHz (adjacent channel) 68
+25 kHz (alternate channel) 67
Selectivity and blocking 1%
BER @ 2-GFSK BT=0.5 1.2 kHz FDEV, DR = -25 kHz (alternate channel) 67 dB
1.2 kbps, CHF = 4 kHz
Image rejection 67
2 MHz 80
10 MHz 83
+100 kHz (adjacent channel) 51
-100 kHz (adjacent channel) 51
BER @ 2-GFSK BT=0.5 20 kHz FDEV, DR = -200 kHz (alternate channel) 51 dB
38.4 kbps, CHF = 100 kHz
Image rejection 56
2 MHz 68
10 MHz 69
20/90 DocID029944 Rev 1

4.8.2 Sensitivity at 433 MHz
Table 19: Sensitivity at 433 MHz
Parameter Test conditions SMPS on Unit
DR = 0.3 kbps, FDEV = 0.25 kHz, CHF = 1 kHz -131
Sensitivity DR = 1.2 kbps, FDEV = 1.2 kHz, CHF = 4 kHz -125

dBm
1% BER @ 2-GFSK BT = 0.5 DR = 38.4 kbps, FDEV = 20 kHz, CHF = 100 kHz -111
DR = 100 kbps, FDEV = 50 kHz, CHF = 200 kHz -106
DR = 4.8 kbps, DEV = 2.4 kHz, CHF = 10 kHz -117
Sensitivity
DR = 9.6 kbps, DEV = 4.8 kHz, CHF = 20 kHz -113 dBm
1% BER @ 4-GFSK BT = 0.5
DR = 0.3 kbps, CHF = 1 kHz -122
Sensitivity DR = 1.2 kbps, CHF = 4 kHz -120

dBm
1% BER @ OOK DR = 38.4 kbps, CHF = 100 kHz -107
DR = 125 kbps, CHF = 250 kHz -100

BER @ 2-GFSK BT=0.5 1.2 kHz FDEV, DR -25 kHz (alternate channel) 61 dB
= 1.2 kbps, CHF = 4 kHz
Image rejection 59
2MHz 82
10MHz 83
BER @ 2-GFSK BT=0.5 20 kHz FDEV, DR -200 kHz (alternate channel) 47 dB
= 38.4 kbps, CHF = 100 kHz
Image rejection 49
2 MHz 68
10 MHz 69
DocID029944 Rev 1 21/90


1% BER @ 2-GFSK BT dBm
= 0.5 DR = 38.4 kbps, FDEV = 20 kHz, CHF = 100 kHz -110
Sensitivity
1% BER @ 4-GFSK BT DR = 9.6 kbps, DEV = 4.8 kHz, CHF = 20 kHz -112 dBm
= 0.5
DR = 0.3 kbps, CHF = 1 kHz -121

dBm
DR = 125 kbps, CHF = 250 kHz -101

BER @ 2-GFSK BT=0.5 1.2 kHz FDEV, DR -25 kHz (alternate channel) 59 dB
= 1.2 kbps, CHF = 4 kHz
Image rejection 59
2 MHz 83
10 MHz 84
BER @ 2-GFSK BT=0.5 20 kHz FDEV, DR -200 kHz (alternate channel) 45 dB
= 38.4 kbps, CHF = 100 kHz
Image rejection 48
2 MHz 69
10 MHz 71
22/90 DocID029944 Rev 1


Parameter Test conditions SMPS ON Unit
1% BER @ 2-GFSK BT dBm
= 0.5 DR = 38.4 kbps, FDEV = 20 kHz, CHF = 100 kHz -109
Sensitivity
1% BER @ 4-GFSK BT DR = 9.6 kbps, DEV = 4.8 kHz, CHF = 20 kHz -112 dBm
= 0.5
DR = 0.3 kbps, CHF = 1 kHz -121

dBm
DR = 125 kbps, CHF = 250 kHz -100
4.9 RF transmitter
specified. All typical values are referred to 25 C temperature, VBAT = 3.0 V. All
performance is referred to a 50 antenna connector, via the reference design.
Table 24: RF transmitter characteristics
Maximum output power CW @ antenna level 14
Maximum output power in boost mode CW @ antenna level 16 dBm
Minimum output power CW @ antenna level -30
Output power step 0.5 dB
Table 25: PA impedance

433 MHz 56+25j
Optimum load impedance 868 MHz 30+24j
920 MHz 29+23j
DocID029944 Rev 1 23/90

Table 26: Regulatory standards

Frequency band Suitable for compliance with:
ETSI EN300 220 category 2
FCC part 15, FCC part 90
430 - 470 MHz
ARIB STD-T67
Chinese SRRC
ETSI EN300 220-2
FCC part 15
860 - 940 MHz
ARIB STD-T108
Chinese SRRC
4.9.1 Harmonic emission at 433 MHz

Table 27: Harmonic emission at 433 MHz
H1 CW 14
H2 CW -51
H3 CW -56
H4 CW -39 dBm
H5 CW -34
H6 CW -46
H7 CW -44

H1 CW 14
H2 CW -38
H3 CW -54
H4 CW -52 dBm
H5 CW -52
H6 CW -43
H7 CW -51
24/90 DocID029944 Rev 1

H1 CW 14
H2 CW -46
H3 CW -55
H4 CW -46 dBm
H5 CW -49
H6 CW -48
H7 CW -51
4.10 Digital interface specification

Table 30: Digital SPI input, output and GPIO specification
Parameter Test condition Min. Typ. Max. Unit
SPI clock frequency 8 10 MHz
Port I/O capacitance 1.4 pF
From 0.1*VDD to 0.9*VDD, CL=20
pF (low output current 6.0 ns
programming)
Rise time
pF (high output current 2.5
programming)
pF (low output current 7.0 ns
programming)
Fall time
pF (high output current 2.5
programming)
Logic high level input VDD/2
V
voltage +0.3
Logic low level input VDD/8
V
voltage +0.3
(5/8)*
IOH = -2.4 mA (-4.2 mA into high
High level output voltage VDD+ V
output current mode).
0.1
IOL = +2.0 mA (+4.0 mA into high
Low level output voltage 0.5 V
output current mode).
CSn low to positive edge
40 s
on SCLK in ready state
DocID029944 Rev 1 25/90

4.11 Battery indicator
specified. All typical values are referred to 25 C temperature, VBAT = 3.0 V.
Table 31: Battery indicator and low battery detector
Battery level
2.1
thresholds #1
Battery level
2.3
thresholds #2
Battery level
2.5
thresholds #3
V
Battery level
2.7
thresholds #4
Measured in slow battery variation (static)
1.5
conditions (inaccurate mode)
Brownout threshold
Measured in slow battery variation (static)
1.7
conditions (accurate mode)
Brownout threshold
70 mV
hysteresis
For battery-powered equipment, the TX does not transmit at a wrong frequency

under low battery voltage conditions. It remains on either channel or stops
transmitting. The latter can of course be realized by using a lock detect and/or by
switching off the PA under control of the battery monitor. For testing reasons this
control is enabled/disabled by SPI.
26/90 DocID029944 Rev 1

S2-LP Block description
5 Block description
5.1 Power management
The S2-LP integrates a high efficiency step-down converter cascaded with LDOs meant to
supply both analog and digital parts. However, an LDO directly fed by the external battery
provides a controlled voltage to the data interface block.
S2-LPs Power Management (PM) strategy, besides the basic functionality of providing
different blocks with proper supplies, faces two main constraints: the first one is to
implement such a power distribution with maximum efficiency, and the second one is to
guarantee the isolation among critical blocks.
The efficiency target is obtained by using a Switch Mode Power Supply (SMPS) which
converts the battery voltage (1.8 V - 3.6 V) to a lower voltage (settable from 1.1 V to 1.8 V)
with efficiency higher than 90%.
The SMPS output voltage can be controlled by the SET_SMPS_LVL field in the
PM_CONF0 register. The relation between the SET_SMPS_LVL and the VOUT of the SMPS
is given by the following table:
Table 32: SMPS output voltage
SET_SMPS_LVL SMPS Output Voltage
000b 1.1 V
001b 1.2 V
010b 1.3 V
011b 1.4 V
100b 1.5 V
101b 1.6 V
110b 1.7 V
111b 1.8 V
The SMPS output voltage can be controlled in TX only or for both RX and TX according to
the SMPS_LVL_MODE bit of the PM_CONF1 register.
1: SMPS output level will depend upon the value in PM_CONFIG register just in TX
state, while in RX state it will be fixed to 1.4 V.
0: SMPS output level will depend upon the value written in the PM_CONFIG0 register
(SET_SMPS_LEVEL field) both in RX and TX state.
The SMPS switching frequency is settable by the 2 registers PM_CONF3 and PM_CONF2.
If the KRM_EN is 0, then the digital divider by 4 enabled. In this case SMPS' switching
frequency is:
Equation 1

=
4
DocID029944 Rev 1 27/90

Block description S2-LP
If the KRM_EN is 1, the SMPS' switching frequency can be set by the KRM word according
to the formula:
Equation 2

=
215

As is the digital domain frequency ( if it is 24, 25 or 26 MHz) and ( if is 48, 50
2
or 52 MHz).
The isolation target is reached by using, for each critical block, a dedicated linear Low-
Dropout Regulator (LDO), which provides typically 1.2 V output voltage, either from battery
level or from SMPS level, depending from the operating mode.
5.2 Power On Reset

The Power On Reset (POR) circuit generates a reset pulse upon power-up which is used to
initialize the entire digital logic. Power-on-reset senses VBAT voltage.
The S2-LP provides an automatic POR circuit, which generates an internal RESETN
(active low) level for a time TRESET. After the VBAT reaches the reset voltage threshold VRRT,
as shown in Figure 5: "Power on reset timing and limits". The same reset pulse is
generated after a step-down on the input pin SDN (VDD>VRRT). This signal will be available
on the GPIO0 pin.
Figure 5: Power on reset timing and limits
At RESET, all the registers are at their default values. A software command SRES allows
to generate an internal RESET of the S2-LP.
Table 33: POR parameters
Parameter Typ. Unit
Reset startup threshold voltage 0.5 V
Reset pulse width 0.7 ms
Power on VDD slope 2.0 V/ms
28/90 DocID029944 Rev 1

It is recommended to drive the SDN pin correctly to guarantee a correct battery profile.
5.3 RF synthesizer
A crystal connected to XIN and XOUT provides a clock signal to the frequency synthesizer.
The allowed clock signal frequency is either 24, 25, 26, 48, 50, or 52 MHz.
As an alternative, an external clock signal feeds XIN for proper operation. In this option,
XOUT can be left either floating or tied to ground.
Since the digital macro cannot be clocked at that double frequency (48, 50 or 52 MHz), a
divided clock is used in this case (see Section 4.7: "Crystal oscillator").
The integrated phase locked loop (PLL) is capable to synthesize a band of frequencies
from 430 to 470 MHz or from 860 to 940 MHz, providing the LO signal for the RX chain and
the input signal for the PA in the TX chain.
Frequency tolerance and startup times depend on the crystal used, although some tuning
of the latter parameter is possible through registers from 13.2 mS to 43 mS.
Depending on the RF frequency and channel used, a very high accurate crystal or TCXO
can be required.
The RF synthesizer implements fractional sigma delta architecture to allow fast settling and
narrow channel spacing. It is fully integrated, and it uses a multi-band VCO to cover the
whole frequency range. All internal calibrations are automatic.
According to the frequency synthesized the user must set the charge pump current
according to the LO frequency variations, in order to have a constant loop bandwidth. The
charge pump current is controlled by the PLL_CP_ISEL field (SYNT3 register) and the
PLL_PFD_SPLIT_EN (SYNTH_CONFIG2). These fields should be set in the following way:
Table 34: Charge pump words
VCO Freq (MHz) fxo (MHz) PLL_CP_ISEL PLL_PFD_SPLIT_EN ICP (A)
3760 50 010 0 120
3760 25 001 1 200
3460 50 011 0 140
3460 25 010 1 240
The S2-LP provides an automatic and very fast calibration procedure for the frequency
synthesizer. If not disabled, it performs the calibration each time the synthesizer is required
to lock to the programmed RF channel frequency (transaction from READY to
LOCK/TX/RX or from RX to TX and vice versa). After completion, the S2-LP uses the
calibration word and is stored in registers.
In order to get the synthesizer locked with the calibration procedure disabled, the correct
calibration words must be previously stored in registers by user for TX and RX respectively.
The advantage is reduce the LOCK setting time.
The transition time enables the S2-LP for frequency hopping operation due to its reduced
response time and very quick programming synthesizer.
DocID029944 Rev 1 29/90

5.3.1 RF channel frequency settings

The channel center frequency can be programmed as follows:
Equation 3 Center frequency setting

= + ( 15 )
2
The fbase sets the main channel frequency; the value depends on the value of f xo (the
frequency of the XTAL oscillator, typically 24-26 MHz or 48-52 MHz.
Equation 4 Base frequency setting

= 20

2
2
where:
SYNT is a programmable 28-bits integer (SYNT[3:0] registers).
B is the out-of-loop SYNTH divider (BS field of the SYNT3 register):
Equation 5 PLL divider
4 (860 940 , = 0)
={
8 (430 470 , = 0)
D is the reference divider (REFDIV bit of XO_RCO_CONFIG0 register)
Equation 6 Reference divider
1 = 0 ( )
={
2 = 1 ( )
The resolution in the programmed value of the base frequency depends on the actual band
selected.
Table 35: Resolution frequency
fxo [MHz] High Band Resolution [Hz] Low Band Resolution [Hz]
24 11.4 5.7
25 11.9 6.0
26 12.4 6.2
48 22.9 11.4
50 23.8 11.9
52 24.8 12.4
The fc is the frequency related to the channel specified. RF channels can be defined using
the CHSPACE and CHNUM registers. In this way, it is possible to change faster the
channel by changing just an 8-bits register, allowing the setting of 256 channels and
frequency-hopping sequences. The actual channel spacing is from 793 Hz to 202342 Hz in
793 Hz steps for the 26 MHz configuration and from 1587 to 404685 Hz in 1587 Hz steps
for the 52 MHz configuration.
30/90 DocID029944 Rev 1

Table 36: Channel spacing resolution
fxo [MHz] Channel spacing resolution [Hz]
24 732.42
25 762.94
26 793.45
48 1464.84
50 1525.88
52 1586.91
5.4 Digital modulator

The S2-LP supports frequency modulation: 2-FSK, 4-FSK, 2-GFSK, 4-GFSK as well
amplitude modulation OOK and ASK. Using register, the user can also program an
unmodulated carrier for lab test and measurement. A special mode, Direct Polar
Modulation, allows building specific modulation scheme controlling directly the amplitude
and the frequency of the carrier synthesized. The register MOD_TYPE is used to select
one of the following modulation scheme.
Table 37: Modulation scheme
MOD_TYPE Modulation scheme
000b 2-FSK
001b 4-FSK
010b 2-GFSK
011b 4-GFSK
101b ASK/OOK
110b Direct Polar (TX)
111b CW
5.4.1 Frequency modulation

For frequency modulation 2-(G)FSK and 4-(G)FSK the frequency deviation can be tuned in
wide range that depends on (XTAL frequency) according the following formula:
Equation 7 Frequency deviation
( 8)
_ = 0
= 219
( 1)
( (256 + _) 2 8)
_ > 0
{219
Where is the XTAL oscillation frequency, D is the reference divider and B is the band
selector.
The frequency deviation programmed corresponds to the deviation of the outer
constellation symbols. The deviation of the inner symbols is 1/3 of such programmed
values as reported in where 4 options are available.
DocID029944 Rev 1 31/90

Furthermore, since the payload is normally arranged in bytes, the arrangement can change
the mapping for both 2-(G)FSK and 4-(G)FSK modulations, by using the CONST_MAP
(register MOD1), in the following way:
Table 38: Constellation mapping 2-(G)FSK
CONST_MAP coding
Format Symbol
0 1 2 3
0 -FDEV NA +FDEV NA
2-(G)FSK
1 +FDEV NA -FDEV NA
Table 39: Constellation mapping 4-(G)FSK

CONST_MAP coding
Format Symbol
0 1 2 3
01 -FDEV/3 -FDEV +FDEV/3 +FDEV
00 -FDEV -FDEV/3 +FDEV +FDEV/3
4-(G)FSK
10 +FDEV/3 +FDEV -FDEV/3 -FDEV
11 +FDEV +FDEV/3 -FDEV -FDEV/3
Furthermore, in the 4-(G)FSK it is also possible to swap the symbols using the
4FSK_SYM_SWAP field (register PCKTCTRL3) as follows:
S0 =< b7b6 >
When 4FSK_SYM_SWAP = 0: {S1 =< b5b4 >
S2 =< b3b2 >
S3 =< b1b0 >
S0 =< b6b7 >
When 4FSK_SYM_SWAP = 1: {S1 =< b4b5 >
S2 =< b2b3 >
S3 =< b0b1 >
5.4.1.1 Gaussian shaping

In 2-GFSK or 4-GFSK mode, the Gaussian filter BT product can be set by using the
register BT_SEL to 1 or 0.5.
The Gaussian filtering is implemented by poly-phase filtering with eight taps per symbol
time. In order to further smooth the filter shape and improve spectral shaping, the output of
the filter can be linearly interpolated by setting the register MOD_INTERP_EN.
A mathematical interpolation factor is applied at each sample of the Gaussian filter output.
This factor is 64 for data rates corresponding to DATA_RATE_E < 5, it is automatically
64
scaled as __5 for 5 DATA_RATE_E < 11 and it is automatically disabled for
2
DATA_RATE_E = 11.
The actual interpolation factor achieved may be limited by the minimal frequency
resolution of the frequency synthesizer.
32/90 DocID029944 Rev 1

5.4.1.2 ISI cancellation 4-(G)FSK
Since the 4-(G)FSK modulation format strongly suffers from the effect of inter symbol
interference, an ISI cancellation equalizer has been introduced in the demodulator. An
equalizer can be enabled, by using the EQU_CTRL register, with two modes: single pass
equalization and dual pass equalization. Best performances are normally achieved using
the dual pass equalizer.
5.4.2 Amplitude modulation

Amplitude modulation OOK and ASK are both supported by the S2-LP. The ASK selection
depends on power ramping enable.
When OOK is selected, a bit '1' is transmitted with a programmed power, set by register
PA_POWER[PA_LEVEL_MAX_INDEX], and a bit '0' is transmitted with the lowest power
programmed, normally set no output power (PA off) and specified by the register
PA_POWER[0].
In case PA_POWER[0] = 0 then the modulation will be OOK, otherwise when
PA_POWER[0] is not set to zero the modulation will be ASK. The 0/1 mapping can be
reversed by setting the CONST_MAP register to any value other than zero.
When ASK is selected, a bit '1' is transmitted with a power ramp increasing from the
minimum value specified by register PA_POWER[0] to specified PA maximum level in
register PA_POWER[PA_LEVEL_MAX_INDEX], vice versa for a bit '0'. The duration of
each power step is a multiple of 1/8 of the symbol time, configurable with the register
PA_RAMP_STEP_WIDTH. If more '1's are transmitted consecutively, the PA power
maintains the output power at the programmed value. If more '0's are transmitted
consecutively, the PA power remains at minimum power for all '0's following the first one.
In order to improve the spectral emission mask is ASK a digital interpolation optional
features have been implemented. When this feature is enabled, thought the register
PA_INTERP_EN, the modulator linearly interpolates the power values specified in the
PA_POWER registers before being applied to the PA.
The interpolation factor of each ramp step is 64 time the data rate corresponding to
DATA_RATE_E < 5 it is automatically scaled as 64/2(DATA_RATE_E-5) for 5 DATA_RATE_E <
11 and it is automatically disabled for DATA_RATE_E=11.
Note that the number of clock cycles between successive PA ticks, for DATA_RATE_E5,
is always between 8 and 4 (8 for DATA_RATE_M=0; 4 for DATA_RATE_M=65535).
OOK/ASK demodulation is controlled by the OOK_PEAK_DECAY parameter in the
RSSI_FLT register.
5.4.2.1 OOK smoothing

The OOK can be smoothed using a FIR filter added in the data path. This feature is
activated by setting the FIR_EN bit at 1 inside register PA_CONFIG1.
The FIR filter is not fully customizable but it can be set in 3 different configurations that
change the spectrum shape (and thus the bandwidth):
filter: it is the proper FIR filtering function of the stream of bits 8 times oversampled;
ramp: the FIR filter is optimized to perform a ramping between PA_POWER_MAX and
PA_POWER_0 (for OOK should be set to 0).
switch: logic 1s and 0s are associated with a single value of power and no transition
between the 2 is envisaged.
When the FIR_EN bit is 1, the DIG_SMOOTH_EN (PA_POWER_0 register) must be set to
1.
DocID029944 Rev 1 33/90

Finally, a 2nd order Bessel analog filter can be used to smooth the output signal. The
bandwidth of this filter should be set according to the data rate used by setting the PA_FC
field of the register PA_CONFIG0 according to the following table:
Table 40: PA Bessel filter words
PA_FC bits Cutoff Frequency (kHz) Max Data rate (kbit/s)
00 12.5 16
01 25 32
10 50 62.5
11 100 125
The FIR ramping modes are used in a mutually exclusive way with the digital
ramping. When the digital ramping is used, the FIR ramping should be disabled.
Vice versa, if the FIR ramping is used, the digital one is not used.
5.4.3 Direct polar mode

The S2-LP allows the user to drive the SYNTH and the PA at a very low level. The byte
couples written in the TX_FIFO are sampled with a rate related to the DATARATE chip
setting (sampling rate = 8*DATARATE).
The first byte of the couple drives the frequency synthesizer to obtain an instantaneous
output frequency deviation given by the formula below:
Equation 8 Frequency deviation in polar mode
__
= _
128
Where _ is the frequency deviation programmed in the chip by the
registers MOD[1:0] (see Section 5.4.1: "Frequency modulation"), __ is the
first byte of the bytes couple sampled from the TX_FIFO.
The __ is interpreted as a 2-complement 8-bit number, thus it can be either
a positive or a negative value.
The instantaneous frequency is given by the formula:
Equation 9 Instantaneous frequency in polar mode
= _ +
The second byte of the TX_FIFO couple drives the PA giving an instantaneous output
power.
The output power will be generated according to this value following the same code as the
PA_POWER registers (see Section 5.6.1: "PA configuration").
Figure 6: "Direct polar mode" shows how the byte couples are sampled from the TX FIFO
and sent to the SYNTH and PA blocks.
34/90 DocID029944 Rev 1

Figure 6: Direct polar mode
As for the normal TX operations, the TX_FIFO samples are consumed and a management
of the TX_FIFO_THRESHOLD is needed to perform transmissions longer than 128
samples.
The transmission is never automatically stopped and a specific command SABORT should
be given to terminate it.
This function is suitable to implement differential binary phase shift keying modulation
(DBPSK) such as the data modulation used by the SigFox protocol.
5.4.4 Test modes

5.4.4.1 Continuous wave
The device can be programmed to generate a continuous wave carrier without any
modulation. In this way, the carrier will be continuously transmitted until a SABORT
command is sent to the device.
To set the continuous wave the TXSOURCE field (of the PCKTCTRL1 register) must be set
to 0x03.
5.4.4.2 PN9
It is possible to set a Pseudo Random Binary Sequence 9 (PN9) as data source for the
modulator. In this way, these data will be continuously modulated until a SABORT
command is sent to the device.
The TXSOURCE field (of the PCKTCTRL1 register) must be set to 0x03.
5.4.5 Data rate

The data rate programmable is from 0.3 kbps to 250 ksps (see Table 12: "General
characteristics" for further details).
The data rate formula that relates the value of the DATARATE_M and DATARATE_E
registers to the data rate in symbol per second is the following:
Equation 10 Data rate formula
DocID029944 Rev 1 35/90

_
_ = 0
232
16 _
(2 + _) 2
= _ > 0
233

_ = 15
{ 8 _
where is the digital clock frequency.
In the cases where DATARATE_E<15, the actual modulator timing is generated by a
fractional clock divider hence is affected by a certain amount of jitter. In order to have a
jitter free data rate generation a specific mode the last equation must be used,
DATARATE_E = 15 (only for transmission).
5.5 Receiver
The S2-LP contains a low-power low-IF receiver able to amplify the input signal and
provide it to the ADC with a proper signal to noise ratio. The RF antenna signal is
converted to a differential one by an external balun, which performs an impedance
transformation also. The receiver gain can be programmed to accommodate the ADC input
signal within its dynamic range. After the down-conversion at IF, a first order filter is
implemented to attenuate the out-of-band blockers.
5.5.1 Automatic frequency compensation

The Automatic Frequency Compensation (AFC for short) algorithm allows compensating,
within certain limits, a relative frequency error between the transmitting device and the
receiving one caused by for example from crystal inaccuracies.
The AFC algorithm is operational only for frequency modulation such as 2-(G)FSK and 4-
(G)FSK.
Due to the demodulation algorithm employed, any frequency error results in a DC offset in
the demodulated signal before slicing.
The basic operating principle of the AFC is that the minimum and maximum signal
frequencies are detected and a correction is calculated to remove the aforementioned
offset.
Such correction is either applied at the slicer level in the form of offset compensation
(default mode) or, optionally, is used to adjust the second IF conversion stage frequency.
The former mode allows a quick recovery of the frequency error but does not prevent part
of the received signal power to be cut by the channel filter; the latter mode adjusts the
signal frequency before entering the channel filter thus avoiding power loss but requires a
longer period to settle. The first mode is recommended for normal operation.
The AFC also provides the estimated frequency error through the AFC_CORR register. If
the frequency error is known to be constant (for example communication always occurs
between the same pair of devices), this value can directly be used to correct the
programmed center frequency.
In order to guarantee both fast lock and smooth tracking, the AFC has a fast mode and a
slow mode. The AFC will start in fast mode as soon as the RSSI threshold is passed and
will switch to the slow mode after a programmable period.
The AFC is controlled by the following parameters:
RSSI threshold: this parameter sets the minimum signal power above which the AFC
algorithm is started (RSSI_TH register).
36/90 DocID029944 Rev 1

AFC fast gain log2: this parameter sets the loop gain in the fast mode (AFC0 register),
the range allowed is 0..15.
AFC slow gain log2: this parameter sets the loop gain in the slow mode (AFC0
register), the range allowed is 0..15.
AFC fast period: this parameter sets the length of the fast period in number of samples
(AFC1 register), the range allowed is 0...255. The recommended setting for this
parameter is such that the fast period equals the preamble length. Since the algorithm
operates typically on 2 samples per symbol, the programmed value should be twice
the number of preamble symbols. If this parameter is set to 0 then the switching from
fast to slow mode is controlled by the sync word detection, for example the fast gain is
used before the sync detection, the slow gain is used after sync detection.
AFC peak detection leakage: this parameter sets the decay speed of the min/max
frequency peak detector (AFC2 register), the range allowed is 0...31 (0: no leakage,
31: high leakage). The recommended value for this parameter is 4.
AFC mode: this parameter sets the AFC correction mode (AFC2 register. 0b: slicer
correction, 1b: 2nd IF correction).
AFC enable: this parameter enables the AFC algorithm (AFC2 register).
AFC init mode: (AFC_INIT_MODE register) this parameter controls the initialization
phase of the AGC and clock recovery algorithms.
When AFC_init_mode = 0, the initial frequency error is estimated based on the
average of the frequency deviation of the first 4 received symbols after that the
RSSI has passed the threshold level.
When AFC_init_mode = 1, the initial frequency error is estimated based on the
max/min frequency deviation detected during the synchronization word and the
clock recovery algorithm is initialized based on the zero crossing points of the last
4 preamble symbols. This mode provides better performance in case of packet
formats with very short preamble.
5.5.2 Automatic gain control

The Automatic Gain Control (AGC for short) algorithm is designed to keep the signal
amplitude at the input of the IF ADC within a specific range by controlling the gain of the RF
chain in 6 dB steps, up to a maximum attenuation of 48 dB, starting at a received signal
power of about -50 dBm.
From an implementation point of view, the (peak) signal amplitude is measured in the
digital domain after the primary decimation filters chain and compared to a low threshold
and to a high threshold. If the amplitude is above the high threshold, the attenuation is
increased sequentially until the amplitude goes below the threshold; if the amplitude is
below the low threshold, the attenuation is decreased sequentially until the amplitude goes
above the threshold.
The AGC algorithm is controlled by the following parameters:
High threshold: this value sets the digital signal level above which the RF attenuation is
increased (AGCCTRL1 register, allowed values 0...15). The recommended setting for such
parameter is 0x5.
Low thresholds: this allows a better tuning of the low thresholds in case the analog
attenuation steps have a significant spread around the nominal 6 dB attenuation. The
threshold actually used for each step is selected through the bits of the
LOW_THRESHOLD_SEL (AGCCTRL3) register. The recommended setting for Low
Threshold 0 is 0x5, recommended setting for Low Threshold 1 is 0x4. The recommended
value for LOW_THRESHOLD_SEL is 0x10.
Measure time: this parameter sets the measurement interval during which the signal level
is monitored before the AGC attenuation is decreased. In particular, if the signal level is
DocID029944 Rev 1 37/90

below the low threshold for all the duration of such period, then the attenuation is
decreased.
12
The actual time is = 2_ , ranging from about 0.5s to about 15ms.

For frequency modulation, the measurement time is normally set to a few s in order to
achieve fast settling of the algorithm.
For amplitude, to avoid an unstable behavior, the measure time must be larger than the
duration of the longest train of 0 symbols expected during the preamble/synchronization
word.
The default value for such parameter is 0x2.
Hold time: this parameter sets a wait time for the algorithm to let the signal level to settle
after a change in the attenuation level.
12
The actual time is = _, ranging from about 0.5 s to about 32 s.

The recommended setting for such parameter is 0x0C.

AGC enable: enables the AGC algorithm.
Freeze on sync: freeze the AGC level after when the sync word has been received.
5.5.3 Symbol timing recovery

The S2-LP supports two different algorithms for the timing recovery. The selection of the
algorithm is done with the register CLOCK_REC_ALGO_SEL.
If CLOCK_REC_ALGO_SEL = 0, then a simple first order algorithm is used (shortly
referred to as DLL).
If CLOCK_REC_ALGO_SEL = 1, then a second order algorithm is used (shortly
referred to as PLL).
5.5.3.1 DLL mode

The DLL algorithm, being based on a first order loop, is only able to control the delay of the
local bit-timing generator in order to align it to the received bit period. If there is an error
between the actual received bit period and the nominal one, the relative edges will drift
over time and the algorithm will periodically apply a delay correction to recover. Since in
presence of long sequences of zeroes or ones it is not possible to estimate any timing
error, the loop tends to lose lock if the period error is large (greater than 3%).
The convergence speed of the loop is controlled by the CLK_REC_P_GAIN_FAST/SLOW
parameter (KP) in the CLOCKREC1 and CLOCKREC2 registers with a smaller value
yielding a faster loop. Allowed values for KP are from 0 to 7. The optimal values obtained
for all modulations and data rates are KP = 1 or KP = 2.
The setting of the following registers also affects the behavior of the clock recovery
algorithms.
Post-filter length: this parameter controls the length of the demodulator post-filter
(CLOCKREC register). Setting this value to 1B may improve demodulation
performance but requires a slower recovery. The recommended value for such
parameter is 0B.
RSSI threshold: this parameter sets the minimum signal power above which the timing
recovery is started (RSSI_TH register).
38/90 DocID029944 Rev 1

5.5.3.2 PLL mode
The PLL algorithm tracks the phase error of the local timing generator relative to received
bit period and controls both frequency and phase to achieve the timing lock. Once that the
relative period error has been estimated and corrected for example during the preamble
phase, then even in presence of long sequences of zeroes or ones, the loop is able to keep
lock.
In order to improve the performance of the algorithm, two sets of gain coefficients can be
configured to be used before and after the sync word detection.
In particular, CLK_REC_I_GAIN_FAST and CLK_REC_P_GAIN_FAST are used before
the SYNC while CLK_REC_I_GAIN_SLOW and CLK_REC_P_GAIN_SLOW are used after
the SYNC detection.
5.5.4 RX channel filter bandwidth

The bandwidth of the receiver channel filter is programmable from 1 kHz to 800 kHz. The
setting goes through the register CHFLT according to the following table.
Table 41: Channel filter words
E=0 E=1 E=2 E=3 E=4 E=5 E=6 E=7 E=8 E=9
M=0 800.1 450.9 224.7 112.3 56.1 28.0 14.0 7.0 3.5 1.8
M=1 795.1 425.9 212.4 106.2 53.0 26.5 13.3 6.6 3.3 1.7
M=2 768.4 403.2 201.1 100.5 50.2 25.1 12.6 6.3 3.1 1.6
M=3 736.8 380.8 190.0 95.0 47.4 23.7 11.9 5.9 3.0 1.5
M=4 705.1 362.1 180.7 90.3 45.1 22.6 11.3 5.6 2.8 1.4
M=5 670.9 341.7 170.6 85.3 42.6 21.3 10.6 5.3 2.7 1.3
M=6 642.3 325.4 162.4 81.2 40.6 20.3 10.1 5.1 2.5 1.3
M=7 586.7 294.5 147.1 73.5 36.7 18.4 9.2 4.6 2.3 1.2
M=8 541.4 270.3 135.0 67.5 33.7 16.9 8.4 4.2 2.1 1.1
The actual filter bandwidth for any digital clock frequency can be obtained by multiplying

the values in the tables below by the factor . The bandwidth values are intended as
26000000
double-sided.
5.5.5 Intermediate frequency setting

The intermediate frequency (IF) can be tuned and be controlled by the registers
IF_OFFSET_ANA and IF_OFFSET_DIG and can be set as follows:
Equation 11 - Intermediate frequency
(__ + 100) (__ + 100)
= =
12 211 12 211
where is the XTAL oscillator frequency and is the digital clock frequency. The
recommended IF value is about 300 kHz.
5.5.6 RX timer management

The programmable RX timer used can be configured using quality indicator to avoid
unwanted interruption during a valid packet due to RX timer expiration. The quality
indicators used to stop the RX timer are SQI, CS and PQI. More specifically, AND or OR
DocID029944 Rev 1 39/90

Boolean relationships among any of them can be configured, to suit user application. In
particular, it is required to include always SQI valid check, to avoid to stay in RX state for
unlimited time, if timeout is stopped but no valid SQI is detected (in such cases, the RX
state can be left using a SABORT command).
On timer expiration, reception aborts and the packet is discarded.
Table 42: RX timer stop condition configuration
RX_TIMEOUT_
CS_TIMEOUT_MASK SQI_TIMEOUT_MASK PQI_TIMEOUT_MASK Description
AND_OR_SELECT
The RX timeout
never expires and
0 0 0 0 the reception ends
at the reception of
the packet
The RX timeout
cannot be stopped.
1 0 0 0 It starts at the RX
state and at the end
expires
RSSI above
X 1 0 0
threshold
SQI above
X 0 1 0
threshold (default)
PQI above
X 0 0 1
threshold
Both RSSI AND SQI
0 1 1 0
above threshold
Both RSSI AND PQI
0 1 0 1
above threshold
Both SQI AND PQI
0 0 1 1
above threshold
ALL above
0 1 1 1
threshold
RSSI OR SQI
1 1 1 0
above threshold
RSSI OR PQI
1 1 0 1
above threshold
SQI OR PQI above
1 0 1 1
threshold
ANY above
1 1 1 1
threshold
5.5.7 Receiver data modes

Direct modes are primarily intended to completely bypass the automatic packet handler, in
order to give the user maximum flexibility in the choice of frame formats. Specifically:
Direct through FIFO mode: the packet bytes are continuously received and written in
the RX FIFO without any processing. It is the responsibility of the microcontroller to
avoid any overflow conditions on the RX FIFO.
Direct through GPIO mode: the packet bits are continuously written to one of the
GPIO pins without any processing. To allow the synchronization of an external data
sink, a data clock signal is also provided on one of the GPIO pins. Data are updated
40/90 DocID029944 Rev 1

by the device on the falling edge of such clock signal so the MCU must read it during
falling edge of CLK.
5.5.8 Receiver quality indicators

5.5.8.1 RSSI
The received signal strength indicator (RSSI) is a measurement of the received signal
power at the antenna measured in the channel filter bandwidth. The measured RSSI is in
steps of 1 dB, from 0 to 255 (1 byte value) and it is offset in such a way that the number 0
corresponds to -146 dBm, so the register value can be converted in dBm by subtracting
146. Laboratory calibration may be needed for accurate absolute power measurements.
The RSSI value can be read through two registers: RSSI_LEVEL_CAPTURE and
RSSI_LEVEL_RUN. In particular RSSI_LEVEL_CAPTURE reports the RSSI value
captured at the end of the SYNC word detection, exit from RX state by SABORT command
or RX timeout expiration, while RSSI_LEVEL_RUN is the continuous output of the RSSI
filter. The last mode supports the continuous fast SPI reading that means if the CSn signal,
of the SPI interface, is kept low, after the first 16 bits (S2-LP status register), then a new
RSSI value will be available every 8 SPI clock cycles (this mode is the same of the SPI
burst mode, but no automatic address increment).
5.5.8.2 Carrier sense

The carrier sense functionality can be used to detect if any RF signal is being received, the
detection is based on the measured RSSI value. There are two operational modes for
carrier sensing: static and dynamic carrier sensing.
When static carrier sensing is used (CS_MODE = 0), the carrier sense signal is asserted
when the measured RSSI is above the value specified in the RSSI_TH register and is de-
asserted when the RSSI falls 3 dB below the same threshold.
When dynamic carrier sense is used (CS_MODE = 1, 2, 3), the carrier sense signal is
asserted if the signal is above the threshold and a fast power increase of 6, 12 or 18 dB is
detected; it is de-asserted if a power fall of the same amplitude is detected.
The carrier sense signal is also used internally to the demodulator to start the automatic
frequency compensation and timing recovery algorithms and for the CSMA procedure (for
this usage in should be set CS_MODE = 0).
The carrier sense function is controlled by the following parameters:
RSSI threshold: this parameter sets the minimum signal power above which the
carrier sense signal is asserted (RSSI_TH register).
CS mode: this parameter controls the carrier sense operational modes.
Table 43: CS mode description
CS_MODE Description
0 Static carrier sensing
1 Dynamic carrier sensing with 6 dB dynamic threshold
5.5.8.3 PQI
The preamble quality indicator (PQI) is intended to provide a measurement of the reliability
of the preamble detected. The PQI is increased by 1 every time a bit inversion occurs,
DocID029944 Rev 1 41/90

while it is decreased by 4 every time a bit repetition occurs. If the PQI_EN = 1b, the running
peak PQI is compared to a threshold value and the preamble valid IRQ is asserted as soon
as the threshold is passed. The preamble quality indicator threshold is 4 x PQI_TH (with
PQI_TH = 0, 1, 15).
5.5.8.4 SQI
The synchronization quality indicator (SQI) is a measurement of the best correlation
between the received SYNC word and the expected one. This indicator is calculated as the
peak cross-correlation between the received data stream and the expected SYNC word. If
the SQI_EN = 1b, the running peak SQI is compared to a threshold value and the SYNC
valid IRQ is asserted as soon as the threshold is passed. The SYNC quality threshold is
equal to SYNC_LEN 2 x SQI_TH (with SQI_TH = 0, 1, 7). When SQI_TH = 0b, perfect
match is required. It is recommended the SQI check always enabled. The peak SQI value
can be read from the register SQI[5:0] and represents the peak value from 0 to 32, while
the bit SQI[6], when equal to 1 indicates that the SQI peak value refers to the secondary
SYNC word.
5.5.9 CS blanking
The CS blanking feature prevents data to be received if the RSSI level on the air is below
the RSSI threshold (set by the RSSI_TH field). The feature can be enabled through the
CS_BLANKING bit in the ANT_SELECT_CONF register.
5.5.10 Antenna switching

The device implements a switching based antenna diversity algorithm. The antenna
switching function allows controlling an external switch in order to select the antenna
providing the highest measured RSSI. The switching decision is based on a comparison
between the received power level on antenna 1 and antenna 2 during the preamble
reception controlling through GPIO an external RF switch in order to select the antenna
providing the highest measured RSSI.
When antenna switching is enabled, the two antennas are repeatedly switched during the
reception of the preamble of each packet, until the carrier sense threshold is reached
(static CS mode must be used). From this point on, the antenna with highest power is
selected and switching is frozen. The switch control signal is available on GPIO and in the
MC_STATE[1] register.
The algorithm is controlled by the following parameters:
AS_MEAS_TIME: this register/parameter controls the time interval for RSSI
measurement. The actual measurement time is done with the following formula.
Equation - Antenna switching measurement time
24 2_ 2__
=

In case of FSK modulation, the whole is used to let the signal level settle after the
antenna switch and one single measurement is taken at the end of such period.
In case of OOK modulation, after one first interval equal to again used to let the
signal level settle after the antenna switch, one second interval still equal to , is used
to perform a peak power measurement and select the best antenna.
AS_ENABLE: this parameter enables the antenna switching function.
42/90 DocID029944 Rev 1

5.6 Transmitter
The S2-LP contains an integrated PA capable of transmitting at output levels
programmable between -30 dBm to +14 dBm (+16 dBm in boost mode), at step of 0.5 dB.
The PA is single-ended and has a dedicated pin (TXOUT). The PA output is ramped up
and down to prevent unwanted spectral splatter. In TX mode the PA drives the signal
generated by the frequency synthesizer out to the antenna terminal. Delivered power, as
well as harmonic content, depends on the external impedance seen by the PA. It is
possible to program TX to send an unmodulated carrier.
The output stage is supplied from the SMPS through an external choke and is loaded with
a LC-type network which has the function of transforming the impedance of the antenna
and filter out the harmonics. The TX and RX pins are tied directly to share the antenna.
During TX, the LNA inputs are internally shorted to ground to allow for the external network
resonance, so minimizing the power loss due to the RX.
5.6.1 PA configuration
The PA output power level is programmable in 0.5 dB steps. The user can store up to eight
output levels to provide flexible PA power ramp-up and ramp-down at the start and end of a
frequency modulation transmission as well as ASK modulation shaping.
With the digital power-ramping enabled (PA_RAMP_EN = 1 in the PA_POWER0 register)
the ramp starts from the minimum output power programmed and stops at the programmed
maximum value, thus a maximum of 8 steps can be set up as shown in Figure 7. The
interpolation factor ranges from 64 down to 1 depending on the actual data rate. The
assumption is that output power monotonically decrease. Each step is held for a
programmable time interval expressed in terms of bit period units (T b/8), maximum value is
3 (which means 4Tb/8=Tb/2). Therefore, the PA ramp may last up to 4 Tb (about 3.3 ms if
the bit rate is 1.2 kbit/s).
The set of eight levels is used to shape the ASK signal. In this case, the modulator works
as a counter that counts when transmitting a one and down when transmitting a zero. The
counter counts at a rate equal to 8 times the symbol rate (in this case, the step width is
fixed by symbol rate).
For OOK modulation, the signal is abruptly switched between two levels only: no power
and maximum. This mode is obtained setting the PA_RAMP_EN=0.
With the digital power-ramping, the digital PA interpolation can be enabled through the
PA_INTERP_EN field of the MOD1 register.
When this feature is enabled, the power values specified in the PA_POWER registers are
linearly interpolated by the modulator before being applied to the PA.
The mathematical interpolation factor applied at each output sample is 64 for data rates
64
corresponding to DATA_RATE_E < 5, it is then automatically scaled as __5 and it
2
is automatically disabled for DATA_RATE_E = 11.
DocID029944 Rev 1 43/90

Figure 7: Output power ramping configuration
5.6.2 Transmitter data modes

Direct modes are primarily intended to completely bypass the automatic packet handler, in
order to give the user maximum flexibility in the choice of frame formats. In specific:
Direct through FIFO mode: the packet is written in TX FIFO. The user build the
packet according to his need including preamble, payload and soon on. The data are
transmitted without any processing.
Direct through GPIO mode: the packet bits are continuously read from one of the
GPIO pins, properly configured, and transmitted without any processing. To allow the
synchronization of an external data source, a data clock signal is also provided on one
of the GPIO pins. Data are sampled by the device on the rising edge of such clock
signal; it is the responsibility of the external data source to provide a stable input at
this edge.
PN9 mode: a pseudo-random binary sequence is generated internally. This mode is
provided for test purposes only.
5.6.3 Data FIFO

In the S2-LP there are two data FIFOs, a TX FIFO for data to be transmitted and an RX
FIFO for the received data both of 128 bytes. The SPI interface is used to read from the RX
FIFO and write to the TX FIFO starting from the address 0xFF.
44/90 DocID029944 Rev 1

Figure 8: Threshold in FIFO
The TX FIFO has two programmable thresholds (see figure above). An interrupt event
occurs when the data in the TX FIFO reaches any of these thresholds. The first threshold is
the FIFO Almost Full threshold, TX_AF_THR registers. The value in this field corresponds
to the desired threshold value in number of bytes + 2. When empty locations (free) amount
inside the TX FIFO reaches this threshold limit, an interrupt to the MCU is generated so it
can send a TX command to transmit the contents of the TX FIFO. The second threshold for
TX is the FIFO Almost Empty threshold, TX_AE_THR register. When the data being
shifted out of the TX FIFO reaches the Almost Empty threshold, an interrupt will be
generated also. The MCU could to switch out of TX mode or fill new data into the TX FIFO.
The RX FIFO has two programmable thresholds (see figure above). The first threshold is
the FIFO Almost Full threshold, RX_AF_THR0 registers. The value in this register
corresponds to the desired threshold value in number of bytes. When empty locations
(free) amount inside the RX FIFO reaches this threshold limit, an interrupt will be generated
to the MCU. The MCU should then start to read the data from the RX FIFO. The second
threshold for RX is the FIFO Almost Empty threshold, RX_AE_THR register. When the
data being shifted out of the RX FIFO reaches the Almost Empty threshold, an interrupt will
be generated also. The MCU will need to switch on RX mode to fill with new data the RX
FIFO or stop to read after the number of byte indicated by the RX_AE_THR register.
In order to enable the RX_FIFO thresholds interrupts, the bit FIFO_GPIO_OUT_MUX_SEL
(PROTOCOL2 register) must be set to 1. To enable the TX_FIFO thresholds interrupts the
FIFO_GPIO_OUT_MUX_SEL must be set to 0.
The FIFO controller will detect overflow or underflow in the RX FIFO and overflow or
underflow in the TX FIFO. It is the responsibility of the MCU to avoid TX FIFO overflow
since the MCU only can decide to writing on the TX FIFO. A TX FIFO overflow will result in
an error in the TX FIFO content, while an underflow results in the continuous transmission
of the last byte stored in the TX FIFO. Likewise, when reading the RX FIFO the MCU must
avoid reading the RX FIFO after its empty condition is reached, since a RX FIFO underflow
will result in an error in the data read out of the RX FIFO.
When an overflow or an underflow is detected, the MCU has to issue a SABORT and a
FLUSHTXFIFO/ FLUSHRXFIFO command before resuming the normal transceiver activity.
For each FIFO, when one of these errors is detected an interrupt will be generated to the
MCU.
DocID029944 Rev 1 45/90

The S2-LP is capable of automatically retransmitting the last packet that was stored into
the FIFO (if NMAX_RETX > 0 in the PROTOCOL register and no new packet is loaded into
the TX FIFO between successive re-transmissions). This feature is useful for beacon
transmission or when retransmission is required due to absence of a valid
acknowledgement. Only packets that fit completely in the TX FIFO are valid for the
retransmit feature. When the packet is longer than 128 bytes, the FIFO content after the
transmission is only the last part of the payload. In this case, the FIFO must be reloaded by
the MCU.
The TX FIFO may be flushed by issuing a FLUSHTXFIFO command (see Table 46:
"Commands"). Similarly, a FLUSHRXFIFO command will flush the RX FIFO.
The full / empty status of the TX / RX FIFO is readable on the bits [9:8] of the MC_STATE
registers, and at the same time, the related IRQs will be generated.
In the SLEEP state, the FIFO content is retained only if the SLEEP_B mode is selected (bit
SLEEP_MODE_SEL=1 in the register 0x79).
5.7 Integrated RCO

The S2-LP contains an ultra-low power RC oscillator with accuracy better than 1%. The RC
oscillator frequency is calibrated using as a reference the XO frequency. It depends on two
values: raw (4 bits) and fine (5 bits). The raw value is obtained by a linear search algorithm
in which for each value a counting of half clock reference inside the period of RCO is done.
When the correction is near to the final value, a dichotomy search algorithm.
The RCO calibration starts as soon as the RCO_CALIBRATION bit is set to 1. When it
finishes, the RC_CAL_OK bit is set and the ERROR_LOCK bit is reset.
Moreover, if the RCO_CALIBRATION bit is kept to 1, the device will redo the RCO
calibration as soon a SLEEP command is performed. When the RC CAL OK is set, the
device will switch to the SLEEP state.
It is possible to perform an offline calibration of the RCO using the following procedure:
1. Enable the RCO CALIB setting the bit to 1
2. Wait until the RC_CAL_OK becomes 1
3. Copy the RWT_OUT and RFB_OUT (registers 0x94 and 0x95) out values in the
RWT_IN and RFB_IN fields (registers 0x6E and 0x6F).
4. Disable the RCO CALIB setting the bit to 0
In this way, the RCO will work with these values. It is advisable to repeat the RCO
calibration to reject effects related to the variation of temperature. It is recommended to use
this procedure if the following SLEEP time (i.e. when using LDC mode) is shorter or
comparable to the calibration time.
By default, the calibration is disabled at reset to avoid using an out-of-range reference
frequency, after the internal clock divider is correctly configured, the user can enable the
RCO calibration by register.
Once calibrated, the RCO generates a clock frequency that depends on the XO frequency
used:
Table 44: RCO Frequency
Ref. Frequency [MHz] RCO frequency [kHz]
24 or 48 32
25 or 50 33.33
26 or 52 34.66
46/90 DocID029944 Rev 1

5.8 Low battery indicator
The battery indicator can provide the user with an indication of the battery voltage level.
There are two blocks to detect battery level: brownout with a fixed threshold and battery
level detector with a programmable threshold. The MCU enables optionally these blocks to
provide an early warning of impending power failure. It does not reset the system, but gives
the MCU time to prepare for an orderly power-down and provides hardware protection of
data stored in the program memory.
The low battery indicator function is available in any of the S2-LP operation modes. As this
function requires the internal bias circuit operation, the overall current consumption in
STANDBY, SLEEP, and READY modes increase by 400 A.
5.9 Voltage reference

This block provides the precise reference voltage needed by the internal circuit.
DocID029944 Rev 1 47/90

Operating modes S2-LP
6 Operating modes
The S2-LP is provided with a built-in main controller which controls the switching between
the two main operating modes: transmitter (TX) and receiver (RX), driven by SPI
commands.
In shutdown condition (the S2-LP can be switched on/off with the external pin SDN), no
internal supply is generated, and all stored data and configurations are lost.
From shutdown, the S2-LP can be switched on going to READY state, where the reference
clock signal is available.
From READY state, the S2-LP can be moved to LOCK state to generate the high precision
LO signal and then in TX or RX modes. Switching from RX to TX and vice versa can
happen only by passing through the LOCK state. This operation is managed by the main
controller through a single user command (TX or RX). At the end of the operations, the S2-
LP can return to READY state or can go to SLEEP state, having a very low power
consumption.
SLEEP state can be configured to retain the FIFOs content or not enabling very low power
mode. If also no wake up timer is required, the S2-LP can be moved from READY to
STANDBY state, which has the lowest possible current consumption.
Figure 9: State diagram
Three states: READY, STANDBY and LOCK may be defined as stable state.
All other states are transient, which means that, in a typical configuration, the controller
remains in those states, at most for any timeout timer duration. Also the READY and LOCK
states behave as transients when they are not directly accessed with the specific
commands (for example, when LOCK is temporarily used before reaching the TX or RX
states).
48/90 DocID029944 Rev 1

S2-LP Operating modes
Table 45: States
State code(1) State name Digital LDO SPI XTAL RF synth. Wake-up timer
NA SHUTDOWN OFF Off Off Off Off
0x02 STANDBY ON On Off Off Off
0x01 SLEEP_A On Off Off On
0x03 SLEEP_B On Off Off On
0x00 READY On On Off Don't care
0x0C LOCK On On On Don't care
0x30 RX On On On Don't care
0x5C TX On On On Don't care
0x50 SYNTH_SETUP On On On Don't care
Notes:
(1)Other
codes are invalid and are an indication of an error condition due to bad registers configuration and/or
hardware issue in the application board hosting.
Commands are used in the S2-LP to change the operating mode and to use its
functionality. A command is sent on the SPI interface and may be followed by any other
SPI access without pulling CSn high. A command code is the second byte to be sent on the
MOSI pin (the first byte must be 0x80). The commands are immediately valid after SPI
transfer completion (no need for any CSn positive edge).
6.1 Command list

Table 46: Commands
Command State for
Command name Description
code execution
Send the S2-LP in TX state for
0x60 TX READY
transmission
Send the S2-LP in RX state for
0x61 RX READY
reception
STANDBY,
0x62 READY Go to READY state
SLEEP, LOCK
0x63 STANDBY READY Go to STANDBY state
0x64 SLEEP READY Go to SLEEP state
Go to LOCK state by using the RX
0x65 LOCKRX READY
configuration of the synthesizer
Go to LOCK state by using the TX
0x66 LOCKTX READY
configuration of the synthesizer
Exit from TX or RX states and go to
0x67 SABORT TX, RX
READY state
Reload the LDC timer with a pre-
0x68 LDC_RELOAD ANY
programmed value stored in registers
Reset the S2-LP state machine and
0x70 SRES ANY
registers values
0x71 FLUSHRXFIFO All Clean the RX FIFO
DocID029944 Rev 1 49/90

Operating modes S2-LP
Command State for
Command name Description
code execution
0x72 FLUSHTXFIFO All Clean the TX FIFO
SEQUENCE_UPDA Reload the packet sequence counter
0x73 ANY
TE with the value stored in register
6.2 State transaction response time

Table 47: Response time
Initial state Final state Response time [s]
SHUTDOWN READY 500
READY STANDBY/ SLEEP 0.3
READY LOCK with no VCO calibration 65
READY LOCK with VCO calibration 53
RX/TX READY 1
STANDBY/SLEEP READY 32
The transition time enables the S2-LP for frequency hopping operation due to its
reduced response time and very quick programming synthesizer. The response
time depends on frequency of the clock in digital domain, from 24 MHz to 26 MHz.
6.3 Sleep states

S2-LP provides 2 SLEEP states:
SLEEP without FIFO retention (SLEEP_A): in this low power state, the device keeps
all the register values but not the TX and RX FIFOs. This is the device default SLEEP
state.
SLEEP with FIFO retention (SLEEP_B): in this low power state, the device keeps the
content of the registers and the two FIFOs.
The responsibility of the SLEEP type to be used is demanded to the user. To select the
SLEEP mode, the bit SLEEP_MODE_SEL (register 0x79) can be used. If this bit is set to 0,
SLEEP_A will be used each time the device will enter in SLEEP (by SPI command, LDC
flow or CSMA in non-persistent mode). If it is 1, SLEEP_B will be used instead.
The usage of SLEEP_B mode is mandatory in the configuration like CSMA and LDC in Tx.
50/90 DocID029944 Rev 1

S2-LP Packet handler engine
7 Packet handler engine

The S2-LP offers a highly flexible and fully programmable packet handler (framer and de-
framer) that build the packet according to the user configuration settings. The packet types
are available: BASIC format, STack format in which auto acknowledgment and auto
retransmission is used, 802.15.4g packet format and UART over the air packet format.
WMBUS format is supported but it can be obtained using the proper features combination.
The RX packet handler is in charge of treating the raw bits produced by the demodulator.
The main functions of the RX packet handler are:
Detect a valid preamble
Detect a valid synchronization word and start-of-frame
Extract all packet fields according to the selected packet format
Perform error correction and interleaving
Calculate the local CRC and compare to the received one
The device supports 4 different packet formats. The current packet format is set by the
PCK_FRMT field of the PCKTCTRL3 register.
In particular:
0: Basic packet format
1: 802.15.4g packet format
2: UART over the air packet format
3: STack packet format
7.1 BASIC packet format

The packet format BASIC is selected by writing 0b in the register PCK_FRMT. The packet
frame is as follows.
Table 48: BASIC packet format
Preamble Sync Length Address Payload CRC Postamble
0:2046 bits 0:32 bits 0:2 bytes 0:1 bytes 0:65535 bytes 0:4 bytes 0:510 bits
Preamble: each preamble is a pair of 01 or 10 from 0 pair to 2046 pairs,

programmed by the register PREAMBLE_LENGTH. The binary sequences transmitted
in the various modulation modes are summarized in the following table (leftmost bit is
transmitted first).
Table 49: Preamble field selection
PREAMBLE_SEL 2(G)FSK or OOK/ASK 4(G)FSK
0 0101 0111
1 1010 0010
2 1100 1101
3 0011 1000
Sync: the pattern that identify the start of the frame can be configured in value with a
programmable length from 0 to 32 bits, in steps of 1-bit length. The setting is done by
the register SYNC_LENGTH. The S2LP supports dual synchronization with a either a
primary or a secondary synchronization word. The binary content of the primary SYNC
DocID029944 Rev 1 51/90

Packet handler engine S2-LP
word is programmable through registers SYNCx (x= 1, 2, 3, 4). The binary content of
the secondary SYNC word is programmable through registers SEC_SYNCx (x= 1, 2,
3, 4), note that such registers are in alternate use with address filtering registers. On
the transmitter side either the primary or the secondary word is transmitted according
to the value of the SECONDARY_SYNC_SEL register, in particular if
SECONDARY_SYNC_SEL = 0 then the primary synchronization word is transmitted;
if SECONDARY_SYNC_SEL = 1 then the secondary synchronization word is
transmitted. On the receiver side, the primary synchronization word is always enabled.
The search for the secondary synchronization word can be enabled setting
SECONDARY_SYNC_SEL = 1b. In this case, both the binary patterns are searched
for and both of them can trigger the start of payload demodulation. The SQI[5:0] value
reported in the LINQ_QUALIF register is the maximum between the SQI of the primary
and secondary words. The bit SQI[6] indicates which synchronization word has been
detected: in particular, if the secondary synchronization word has been detected then
the SQI[6] = 1b otherwise if the primary synchronization word has been detected then
SQI[6] = 0b. The binary pattern programmed in SYNCx (or SEC_SYNCx) is
transmitted on air starting with the most significant bit of x = 1, to the least significant
bit of x = 4 according to the programmed synchronization word length.
Length: The device supports both fixed and variable packet length transmission from
0 to 65535 bytes. On the transmitting device, the packet length is always set by using
the two registers PCKTLENx (x= 1, 2) as: PCKTLEN1 256 + PCKTLEN0. On the
receiving device, if FIX_VAR_LEN register is set to 1, the packet length is directly
extracted from the field Length of the received packet itself. If the register
FIX_VAR_LEN = 0b the Length field of the received packet is not used, because is
already known from the registers PCKTLENx (x= 1, 2) as for the transmitter.
Furthermore, when variable packet length is used (FIX_VAR_LEN=1b), the width of
the binary field transmitted, must be configured through the LEN_WID register in the
following way:
If the packet length is from 0 to 255 bytes (payload + address field), then
LEN_WID = 0b (1 byte length field transmitted).
LEN_WID = 1b (2 bytes length field transmitted).
Destination address: can be enabled or no by the register ADDRESS_LEN. If
enabled, ADDRESS_LEN=1b, its size is 1 byte. The destination address field is read
from the register RX_SOURCE_ADDR (TX only). The receiver uses this field to
perform automatic filtering on its value programmed in RX_SOURCE_ADDR (RX
only).
Payload: the main data from transmitter with a max length up to 65535 supported by
the embedded automatic packet handler.
CRC: can optionally be calculated on the transmitted data (Length field, Address field
and Payload) and appended at the end of the payload (see Section 7.9: "CRC").
Postamble: The packet postamble allows inserting a certain number of 01 bit pairs at
the end of the data packet. The number of postamble bit pairs can be set through the
MBUS_PSTMBL register.
52/90 DocID029944 Rev 1

7.2 STack packet
Table 50: STack packet
Dest. Src Seq
Preamble Sync Length NO_ACK Payload CRC Postamble
address address num
0:2046 0:32 0:2 12 0:65535 0:4
1 bytes 1 bytes 1 bit 0:510 bits
bits bits bytes bits bytes bytes

in the various modulation modes are summarized in Table 49: "Preamble field
selection" (leftmost bit is transmitted first).
SECONDARY_SYNC_SEL = 0 then the primary synchronization word is transmitted;
if SECONDARY_SYNC_SEL = 1 then the secondary synchronization word is
reported in the LINK_QUALIF register is the maximum between the SQI of the primary
the SQI[6] = 1 otherwise if the primary synchronization word has been detected then
SQI[6] = 0. The binary pattern programmed in SYNCx (or SEC_SYNCx) is transmitted
on air starting with the most significant bit of x = 1, to the least significant bit of x = 4
according to the programmed synchronization word length.
Length: The device supports both fixed and variable packet length transmission from
0 to 65535 bytes. On the transmitting device, the packet length is always set by using
the two registers PCKTLENx (x= 1, 2) as: PCKTLEN1 256 + PCKTLEN0. On the
receiving device, if FIX_VAR_LEN register is set to 1, the packet length is directly
extracted from the field Length of the received packet itself. If the register
FIX_VAR_LEN = 0b the Length field of the received packet is not used, because is
already known from the registers PCKTLENx (x= 1, 2) as for the transmitter.
Furthermore, when variable packet length is used (FIX_VAR_LEN=1b), the width of
the binary field transmitted, must be configured through the LEN_WID register in the
following way:
LEN_WID = 0 (1 byte length field transmitted).
LEN_WID = 1 (2 bytes length field transmitted).
Destination address: the receiver uses this field to perform automatic filtering on its
value. It is a mandatory field always on. The destination address field is read from the
register RX_SOURCE_ADDR (TX only).
Source address: the receiver uses this field to perform automatic filtering on its value.
It is a mandatory field always on. The source address field is read from the register
TX_SOURCE_ADDR (TX only).
DocID029944 Rev 1 53/90

Sequence number: it is a 2 bits field and contains the sequence number of the
transmitted packet. It is incremented automatically every time a new packet is
transmitted. It can be manually updated with the SEQUENCE_UPDATE command.
NO_ACK: it is 1 bit field that notify to the receiver if the packet has to be
acknowledged or not. This bit must be used only in STack packet format.
CRC: can optionally be calculated on the transmitted data (Length field, Destination
Address field, Source Address field, Sequence Number, No Ack and Payload) and
appended at the end of the payload (see Section 7.9: "CRC").
Postamble: The packet postamble allows inserting a certain number of 01 bit pairs at
the end of the data packet. The number of postamble bit pairs can be set through the
MBUS_PSTMBL register.
7.3 802.15.4g packet

Table 51: 802.15.4g packet
Preamble Sync PHR MHR + MAC Payload CRC
0:2046 bits 0:32 bits 2 bytes 2:2047 bytes 0:4 bytes

in the various modulation modes are summarized in Table 49: "Preamble field
selection" (leftmost bit is transmitted first).
SECONDARY_SYNC_SEL = 0, the primary synchronization word is transmitted; if
SECONDARY_SYNC_SEL = 1 then the secondary synchronization word is
reported in the LINK_QUALIF register is the maximum between the SQI of the primary
the SQI[6] = 1b otherwise if the primary synchronization word has been detected then
SQI[6] = 0b. The binary pattern programmed in SYNCx (or SEC_SYNCx) is
transmitted on air starting with the most significant bit of x = 1, to the least significant
bit of x = 4 according to the programmed synchronization word length. For the
802.15.4g packet format, the secondary synchronization word is automatically
selected on the TX side and enabled on the RX side when FEC is enabled (FEC_EN
= 1) and the setting of SECONDARY_SYNC_SEL is ignored.
PHR: The PHR (Physical Header) field is specific for the 802.15.4g packet format and
is automatically built by the packet handler block based on current register
configuration.
54/90 DocID029944 Rev 1

Table 52: PHR frame
Bit string index 0 1-2 3 4 5-15
Bit mapping MS R1-R0 FCS DW L10-L0
Field name Mode switch Reserved FSC type Data whitening Frame length
In particular:
MS is always set to 0b (mode switch not supported).
R1-R0 are always set to 00b
FCS is set to:
0b if CRC mode 3 is selected.
1b if CRC mode 5 is selected.
DW is set to:
0b if whitening is disabled, register WHIT_EN = 0.
1b if whitening is enabled, register WHIT_EN = 1.
L10-L0 are set equal to the 11 bits LSB of the packet length registers set by using the
two registers PCKTLENx (x= 1, 2) as: PCKTLEN1 256 + PCKTLEN0. The packet
length is from 0 to 65535 bytes (MHR + MAC Payload + CRC), then LEN_WID = 1b (2
bytes length field transmitted).
CRC: can optionally be calculated on the transmitted data (PHR, MHR + MAC
Payload) and appended at the end of the payload (see Section 7.9: "CRC")
In the 802.5.4g the CRC, named FCS in the standard, is considered part of the PSDU
(PHY payload) hence the packet length, must include the 2 or 4 CRC bytes:
If the packet length programmed in PCKTLEN1 and PCKTLEN0 is L and CRC
mode is 3, then L-2 bytes will be read/written from/to the TX/RX FIFO and
interpreted as MHR + MAC Payload, 2 bytes CRC will automatically be calculated
and inserted at the end of the packet in transmission and stripped in reception.
If the packet length programmed in PCKTLEN1 and PCKTLEN0 is L and CRC
mode is 5, then L-4 bytes will be read/written from/to the TX/RX FIFO and
interpreted as MHR + MAC Payload, 4 bytes CRC will automatically be calculated
and inserted at the end of the packet in transmission and stripped in reception.
If CRC mode is 0, then L bytes will be read/written from/to the TX/RX FIFO and
interpreted as MHR + MAC Payload + MCS. In this case no CRC calculation,
insertion/stripping is done, and it is the responsibility of the MAC layer to process
it.
For CRC mode 3, according to the standard specifications, the CRC output is
complemented to 1 before transmission.
For CRC mode 5, if the payload length is less than 4 bytes then the payload is zero-padded
to reach a minimum length of 4 bytes. The padding bits are only used to compute the CRC
and are not transmitted on-air. The reverse operation is automatically performed on the
receiver.
7.4 UART over the air packet format

Table 53: UART over the air packet format
Preamble Sync Payload
0:2046 bits 0:32 bits 0:65535 bytes
DocID029944 Rev 1 55/90

When this format is selected, a start bit and a stop bit can be programmed to be added to
each byte of the TX FIFO. Such start and stop bits are automatically removed from the
received payload before written to the RX FIFO. Start and stop bits are not added to the
SYNC word.
Also, the BYTE_SWAP bit can be set in order to send the FIFO bytes in LSbit first (default
is indeed MSbit first).
The actual binary value of the start and stop bit can be set through the START_BIT and the
STOP_BIT fields of the PCKTCTRL2 register.
7.5 Wireless MBUS packet (W-MBUS, EN13757-4)

The W-MBUS packet structure referred to EN13757 can be obtained through registers
setting programming the Basic packet to fit the specific sub-mode used.
Preamble Sync 1st block 2nd block Opt. blocks Postamble
Preamble: the preamble is fully programmable to fit the W-MBUS protocol. The generic
setting is a pair of 01 or 10 from 1 pair to 1024 pairs (max 256 bytes).
Sync: the pattern that identify the start of the frame is fully programmable to fit the W-
MBUS protocol. The generic setting is in value with a programmable length from 1 bit to 64
bytes, in steps of 1-bit length.
Data blocks: the data coding can be fully programmed in NRZ, Manchester or 3-out-of-6.
Postamble: The packet postamble allows inserting a certain number of 01 bit pairs at the
end of the data packet. The number of postamble bit pairs can be set through the
MBUS_PSTMBL register depending on the chosen sub-mode according to the W-MBUS
protocol.
7.6 Payload transmission order

The bit order of the data from TX FIFO and written into the RX FIFO is controlled by the
BYTE_SWAP register. In particular, the transmission is MSB first if BYTE_SWAP = 0 and
LSB first if BYTE_SWAP = 1.
7.7 Automatic packet filtering

The receiver uses the following filtering criteria to reject the received packet. The automatic
filtering is supported in BASIC and STack packet format only.
CRC: the received packet is discarded if CRC check fails. Both transmitter and
receiver must be configured with same CRC polynomial.
Destination address vs my address: the received packet is discarded if the
destination address field received does not match the programmed my address of the
receiver.
Destination address vs. broadcast address: the received packet is discarded if the
destination address field received does not match the programmed broadcast address
of the receiver.
Destination address vs. multicast address: the received packet is discarded if the
destination address field received does not match the programmed multicast address
of the receiver.
Source address: the received packet is discarded if the source address received
does not match the programmed source address reference (a bit mask can be
included). Supported in STack packet format only.
56/90 DocID029944 Rev 1

The automatic filtering can be programmed to discard packet below certain threshold
settings. These kind of filtering are general purpose and can be used with any packet
format.
Carrier Sense: The carrier sense (CS) functionality detects if any signal is being
received, the detection is based on the measured RSSI value. There are 2 operational
modes for carrier sensing: static and dynamic. In static CS mode, the CS is high when
the measured RSSI is above the RSSI threshold specified and is low when the RSSI
is 3 dB below the threshold. In dynamic CS mode, the CS is high if the signal is above
the threshold and a fast power increase of 6, 12, or 18 dB is detected. The CS is also
used internally for the demodulator to start the AFC and timing recovery algorithms
and for the CSMA procedure (only static CS mode).
PQI: It is possible to set a PQI threshold in such a way that, if PQI is below the
threshold, the packet demodulation is automatically aborted.
SQI: It is possible to set a SQI threshold in such a way that, if SQI is below the
threshold, the packet demodulation is automatically aborted. When the SQI threshold
is set at 0, a perfect match is required. It is recommended mandatory to always enable
the SQI check.
7.8 Data coding and integrity check

7.8.1 FEC
The device provides hardware support for error correction and detection.
Error correction can be either enabled or disabled according to link reliability and power
consumption needs.
Convolution coding (rate 1/2) and interleaving (FEC) can optionally be applied to the data.
FEC can be enabled by setting the FEC_EN register. When FEC is enabled the number of
transmitted bits is roughly doubled hence the on-air packet duration in time is roughly
double as well. The data rate specified in section always applies to the on-air transmitted
data.
FEC is applied to all the fields of BASIC and STack packet format, except Preamble, Sync
and Postamble. While is applied to all the fields except Preamble and Sync for the
802.15.4g packet format.
For the 802.15.4g packet format, two different coding schemes can be selected depending
on the setting of the FEC_TYPE_4G register. In particular if FEC_TYPE_4G = 0 then the
NRNSC encoder is selected, otherwise the RSC one is selected. Please note that the
NRNSC encoder for 802.15.4g is the same as the one used in Basic and STack formats
with logical inversion of the output symbols.
When FEC is enabled then the transmitter automatically selects the secondary SYNC
word. On receiver side, a FEC coded frame is recognized by the reception of such
secondary SYNC word and FEC is automatically activated independently of the setting of
the FEC_EN register.
Use of FEC coding is exclusive with Manchester and Three-out-of-six coding.
7.8.1.1 Interleaving
In order to improve the effectiveness of convolutional encoding, matrix interleaving is
applied to the encoded data at the output of the convolutional encoder.
The symbols from the output of the encoder are written raw-wise into a 4x4 matrix buffer
starting from the upper-left cell and read column-wise starting from the lower-right cell.
DocID029944 Rev 1 57/90

Each pair of encoded symbols corresponding to one single encoded bit is packet into a
single matrix cell. For each encoded symbols pair so(n) is transmitted first on air, s1(n) is
transmitted second.
Note that interleaving is always enabled together with FEC for the Basic and STack packet
formats while it can be optionally enabled in the case of the 802.15.4g packet format by
setting to 1 the INT_EN_4G register.
7.8.2 Manchester coding

Manchester coding can be enabled for the Basic and STack packet formats only by setting
to 1 the MANCHESTER_EN register.
Use of Manchester coding is exclusive with FEC and Three-out-of-six coding.
When Manchester coding is enabled each bit 1 is actually transmitted on air as a 01
sequence while a bit 0 is transmitted as a 10 sequence. If enabled, Manchester encoding
is applied to all bits following the SYNC word.
7.8.3 3-out-of-6 coding

The 3-out-of-6 coding is a form of block coding that can be enabled for the Basic packet
format for compatibility with the MBUS standard setting to 1 the MBUS_3OF6_EN bit of
PCKTCTRL2. This coding is not expected to be used in other packet formats and is
exclusive with FEC and Manchester coding.
Coding is done according to the table below.
Table 54: 3-out-of-6 coding scheme
NRZ code NRZ-decimal 6-bit code 6-bit decimal N. of transitions
0000 0 010110 22 4
0001 1 001101 13 3
0010 2 001110 14 2
0011 3 001011 11 3
0100 4 011100 28 2
0101 5 011001 25 3
0110 6 011010 26 4
0111 7 010011 19 3
1000 8 101100 44 3
1001 9 100101 37 4
1010 10 100110 38 3
1011 11 100011 35 2
1100 12 110100 52 3
1101 13 110001 49 2
1110 14 110010 50 3
1111 15 101001 41 4
58/90 DocID029944 Rev 1

7.9 CRC
Error detection is implemented by means of cyclic redundancy check codes. The CRC is
calculated over all fields excluding preamble and SYNC word. The length of the checksum
is programmable to 8, 16, 24 or 32 bits. The following standard CRC polynomials can be
selected:
mode 1: 8 bits: the poly is (0x07) X8+X2+X+1
mode 2: 16 bits: the poly is (0x8005) X16+X15+X2+1
mode 3: 16 bits: the poly is (0x1021) X16+X12+X5+1
mode 4: 24 bits: the poly is (0x864CFB)
X24+X23+X18+X17+X14+X11+X10+X7+X6+X5+X4+X3+X+1
mode 5: 32 bits the poly is (0x04C011BB7 ) x32+x26+ x23+ x22+ x16+ x12+ x11+ x10+ x8+
x7+ x5+ x4+ x2+x+1. 802.15.4g compatible
7.10 Data whitening

To prevent short repeating sequences (e.g., runs of 0's or 1's) that create spectral lines,
which may complicate symbol tracking at the receiver or interfere with other transmissions,
the device implements a data whitening feature. Data whitening is implemented with a
maximum length LFSR generating a pseudo-random binary sequence used to XOR data
before entering the encoding chain. The length of the LSFR is set to 9 bits. The pseudo-
random sequence is initialized to all 1's. When enabled through WHIT_EN register, the
data are scrambled before being transmitted in such a way that long sequences of zeros or
ones become very unlikely and physical layer algorithms perform better.
At the receiver end, the data are XOR-end with the same pseudo-random sequence.
Whitening is applied according to the following LFSR implementation. Data whitening is
always recommended.
Data whitening is applied on all fields excluding the preamble, the SYNC words and the
postamble for BASIC and STack packet format according to the following scheme:
Figure 10: data whitening scheme
DocID029944 Rev 1 59/90

In the case of 802.15.4g packet format, on the receiver side, the use of whitening is
signaled for each packet by one specific bit of the received PHR hence the WHIT_EN value
is only used on the transmitter side. According to the standard, if enabled, whitening is
applied to all fields following the PHR field, and is performed according to the following
block diagram:
Figure 11: data whitening scheme 802.15.4g
60/90 DocID029944 Rev 1

S2-LP Link layer protocol
8 Link layer protocol

8.1 Automatic acknowledgment
The automatic acknowledgment embedded in the S2-LP allows the receiver to send back
to the transmitter an ACK packet to confirm the reception of a packet. The automatic
acknowledgement must be configured in receiver side by setting the register
AUTO_ACK = 1b.
In transmitter side, the ACK request must be set according the NACK field of the packet:
when the register NACK = 0b the NO_ACK field is 0 that represents an ACK request.
Once the transmitter has sent a packet with an ACK request, it will wait for the ACK packet
using the usual RX configuration: so the RX timer must be set according to the data rate,
as well the receiver channel filter bandwidth and SQI. If the transmitter does not receive
any ACK packet when it must, the packet transmitted is considered lost, and there is no
TX_DATA_SENT IRQ notification.
The ACK packet sent is formatted as follows:
The destination address field shall be set equal to the source address field of the
received packet.
The source address field shall be filled with content of register TX_SOURCE_ADDR.
The sequence number of the ACK packet will be the same as the received packet.
The control field shall be set accordingly to any pre-negotiated configuration.
The main controller shall check if the PIGGYBACKING bit flag is set:
If it is set, it will check if there is any data in the TX FIFO: if found, it shall be
transmitted in the payload field
If any of the above checks fail, no payload shall be transmitted: an empty packet is
sent which contains only the source and destination addresses and the sequence
number of the packet being acknowledged. Anyway, the TX FIFO will be read at list
once, consequently generating an underflow condition in case of empty FIFO. To clear
the FIFO, a FLUSHTXFIFO command is needed.
The NO_ACK flag shall be set to either to 1 (no explicit acknowledgment).
An ACK packet is considered receiveda if and only if it is not discarded for RX

timeout, or filtered and its sequence number match that of the sent packet.
If the automatic acknowledgment is enabled (receiver side), the TX command is not

supported and must not be used.
In case of packet with fixed payload length, since the empty packet will not contain any
payload (as PIGGYBACKING bit is not set), the receiver could not be able to de-frame the
packet. So the packet option having fixed payload length but no piggybacking is not
supported by S2-LP.
The S2-LP device cannot operate at the same time in Auto-Acknowledge and Auto-Re-TX
modes (only one at a time).
The automatic acknowledgement is supported only for STack packet format.
aThere is no explicit way to signal that a packet is an ACK packet or not. If, after having sent a packet requiring
acknowledgement, the transmitter receives a packet from the receiver with the same sequence number, it shall
assume that this is an ACK packet.
DocID029944 Rev 1 61/90

Link layer protocol S2-LP
8.1.1 Automatic acknowledgment with piggybacking
The receiver can fill the ACK packet with data. The mode piggybacking must be set and the
TX FIFO must be filled with the payload to transmit.
When the transmitter uses the piggybacking to fill the ACK packet, a further automatic
acknowledgment and/or retransmission are not explicitly supported. The transmitter, can
determine if its piggybacked packet was received or not by the fact that the initiator will
retransmit the original packet or not. Simply stated:
If the receiver does not retransmit its packet, it means that he has correctly received
the acknowledgment, hence the piggybacked packet, so everything is fine.
If the initiator retransmits its packet, then the destination shall re-acknowledge it and
just resend the piggyback packet again.
8.1.2 Automatic retransmission

If the transmitter does not receive the requested ACK packet, it can be configured to do
other transmissions. The maximum number of transmission configurable is 16 and it is
specified in the register NMAX_RETX (allowed value are from 0 to 15, setting it to 0
disables the feature). The current number of TX attempts is readable in the N_RETX
register. At the end of the automatic retransmission procedure, the register N_RETX will
contain the effective number of attempts done (NMAX_RETX + 1 at most, in this case the
interrupt Max Re-TX reached is generated and the TX FIFO is not cleared, it will be
responsibility of the MCU decides to flush the TX FIFO or not).
The TX FIFO does not need to be filled again for the retransmission, but must be loaded
with a single write FIFO operation.
If the automatic retransmission is enabled (transmitter side), the RX command is not
supported and must not be used.
In Figure 12: "Automatic retransmission scenario" a possible scenario is shown:
1. The receiver does not fulfill the ack request of the first transmission because does not
receive the packet.
2. The transmitter send again the packet, but in this case is the ack packet to be lost. So,
the communication fails again.
3. The transmitter send again the packet and receive the ack packet. The communication
is working correctly this time.
62/90 DocID029944 Rev 1

Figure 12: Automatic retransmission scenario
8.2 Timeout protocol engine

The S2-LP provides programmable timers to reach the lowest low power consumption
while at the same time keeping an efficient communication link.
Table 55: Timer description and duration (the values are related to fdig of 26 MHz)
Time
Timer
Description fsource step Max time Formula
name
[s]
1
(( + 1) 1)
Once is
RX expired the
~46 ~3s
timer reception 1210 PRESCALER : register 0x47
ends.
COUNTER: register 0x46
1
~29 ~2s ( + 1) ( + 1)
Set the wake
LDC up period ~58 ~4s
timer(1) , , ,
during LDC 2 4 8 ~116 ~8s PRESCALER : register 0x48, 0x4A
operations
~232 ~16s COUNTER: register 0x49, 0x4B
1
RSSI settling __

Sniff time before 1 s - 235 s -
timer valid carrier 242_ 473 s 120 ms
sense FAST_RX_TIMER : register 0x54
Notes:
(1)The LDC timer can be scaled by 1, 2, 4 or 8.
DocID029944 Rev 1 63/90

8.2.1 Low duty cycle mode
The S2-LP provides an embedded low duty cycle mode (LDC), that allows reducing the
average power consumption during receive operations and to build a synchronized start
network where both transmitter and receiver can go in low power mode periodically to
reduce average power consumption.
The LDC mode is controlled essentially by the LDC timer, which periodically wakes up the
S2-LP to perform a transmission or a reception.
In reception mode, it is also relevant to set up the RX timer in order to minimize the amount
of time the S2-LP waits for a packet. The RX timer defines the RX windows within a valid
SYNC word should be detected.
As shown in Figure 13: "Common RX operation", a common receiver usually stays in RX
state for long time waiting of the TX packet.
Figure 13: Common RX operation
Using the LDC mode, the S2-LP will wake up periodically saving a lot of power.
Figure 14: LDC RX operation
If synchronization between transmitter and receiver is required, a programmable timer

value can be reloaded at SYNC word detection by the receiver or by SPI command.
The timer used to wait for the wakeup (TWU) is clocked by the signal generated by the RCO
circuit (or by an external clock from a GPIO pin), and is programmable with the registers
LDC_PRESCALER and LDC_COUNTER. The internal RC oscillator used by the LDC timer
must be calibrated just before the LDC mode is used.
After the wake-up signaling from its internal timer, the S2-LP will switch to RX (TX) state
and an interrupt request will be issued (if enabled and not masked). In order to allow for
analog circuits settling, an idle time TIDLE should be allowed before effective operation: the
effective reception starting time is related to the synchronization with the sender. The idle
time could result longer than the minimum required to get RX circuits settling, and this
cause power wasting. In order to minimize the TIDLE, S2-LP supports the runtime phasing
of the internal wake-up timer, as follows:
For both RX and TX devices, the value of the wake-up timer can be reloaded during
runtime using the LDC_RELOAD command with the values written in the
64/90 DocID029944 Rev 1

LDC_RELOAD_PRESCALER and LDC_COUNTER registers. In so doing, the
counting can be delayed or anticipated.
Only for the RX device, the wake-up timer can be automatically reloaded at the time
the SYNC is received. This option must be enabled on the PROTOCOL register.
The estimation of the values to be reloaded in order to get optimal LDC phasing is in
charge of the MCU, which should be synchronized with the S2-LP RCO using any of the
available clock outputs.
The details about LDC operation for the RX device are the following:
1. The starting state is READY: as soon as user sets the LDC_MODE bit, LDC counter
starts in free running mode.
2. The first RX operation is triggered by the RX command.
3. First RX should be executed with a long (or infinite) timeout (LDC counter is still free
running, not synchronized).
4. After first RX, the user should synchronize the LDC counter by using the
LDC_RELOAD command.
5. Synchronization could be automatically triggered by the detection of the SYNC word.
6. After each RX, the state machine will operate as follows:
a. If no pending interrupt (nIRQ=1), then automatically go to SLEEP for LDC, but
only after RCCAL_OK goes to 1 (RCO calibration complete).
b. If any pending interrupt (nIRQ=0), then stay in READY (MCU will send a SLEEP
command to go in SLEEP and resume LDC operation).
7. If FIFOs are not retained in SLEEP, then the MCU must read the RX FIFO during the
READY state, before giving the SLEEP command.
8. When the LDC_MODE bit is reset, the LDC counters will continue to decrement and,
when the device awakes from SLEEP, the LDC cycling will be stopped and the device
remain in READY.
The details about LDC operation for the TX device are the following:
1. The starting state is READY: as soon as user sets the LDC_MODE bit, LDC counter
starts in free running mode.
2. The first TX operation is triggered by the TX command.
3. First TX is executed always (even if TX FIFO is empty); the next will happen only if TX
FIFO is not empty.
4. At first TX, the LDC counter will automatically be reloaded.
5. If TX FIFO is empty, the current slot will be skipped and the device will remain in
SLEEP state.
6. The TX FIFO can be written during the SLEEP state also.
7. When the LDC_MODE bit is reset, the LDC counter will continue to decrement and,
when the device awakes from SLEEP, the LDC cycling will be stopped and the device
remain in READY. However, it is also true that:
a. In case the TX FIFO is empty, the device will still remain in SLEEP state until the
FIFO is written or a READY command is provided.
b. In case the TX FIFO is not empty, a last TX operation will be performed before
the LDC stops.
For the Tx, the bit SLEEP_MODE_SEL should be set to 1, selecting the SLEEP_B mode.
In this way, the TX_FIFO can be written in SLEEP.
8.2.1.1 Automatic acknowledgment

The LDC mode can be used together with the automatic acknowledgment. In this case
during a single LDC cycle both the operations of reception and transmission are performed.
In case of TX, the device will wake up every WAKE-UP time and switch to RX for the
RX_TIMEOUT set waiting for an ack.
DocID029944 Rev 1 65/90

Figure 15: LDC in TX with auto-ack
On each wake-up slot, the S2-LP will enter in TX only if the TX-FIFO is not empty,
otherwise the TX slot will be skipped with the device remaining in SLEEP.
In this case, the TX-FIFO must be retained during the SLEEP state, thus, the SLEEP_B
must be selected setting the SLEEP_MODE_SEL bit to 1.
In case of RX the device will enter in RX and wait for a packet, if it is received, an ack will
be immediately transmitted back.
Figure 16: LDC in RX with auto-ack
8.2.2 Sniff mode

The sniff timer can be enabled, setting the register FAST_CS_TERM_EN, allowing sensing
operation during periodic reception cycles. In this way, the receiver will stays in RX for a
time defined by the sniff timer (very short time). Once a valid carrier sense event is
detected (carrier sense above a programmable RSSI threshold) the RX timer is enabled.
Typical scenario is an asynchronous low duty cycle mode where the receiver has to sniff
the carrier (the preamble sequence) and in case receive the packet. The sniff timer allows
a very low duty cycle enabling an ultra-low power receive mode. The sniff timer frequency
can be calculated according the following equation.
Equation - Sniff timer equation
_
= 2
24
This frequency is higher with a higher value of the channel filter exponent. The rationale
behind this is that the RSSI settling time is as lower as higher is the channel filter
bandwidth.
The expiration value of the sniff timer is programmed though the RSSI_SETTLING_LIMIT
register. The timer is expected to be programmed to expire before PQI/SQI detection.
When the sniff timer is enabled, the main controlled monitors the settling of the RSSI. Once
this is valid, the main controller checks for the CS valid signal:
66/90 DocID029944 Rev 1

If the CS valid is low, then the RX is aborted immediately.
If the CS valid is high, then the RX continues and the main controller starts the
CS/PQI/SQI timeout mechanism programmed.
The typical application scenario of the feature described above is the asynchronous LDC.
More specifically, if receiver and transmitter are not synchronized, then the receiver has to
sniff about the presence of a carrier during most of the wake-up time slot (inside the
preamble transmission) and, in case of carrier level above the programmed threshold (CS
valid), to wait for the SYNC word after the preamble.
If the carrier is not present, the receiver should go back to sleep as soon as possible
without waiting furthermore, in order to save on average current consumption.
Figure 17: Fast RX termination mode with LDC
If the carrier is present, it will be possible to receive the entire frame because the RX
timeout stop condition is switched to the normal mechanism of PQI/SQI and SYNC can be
detected:
Figure 18: Fast Rx termination: CS detection
In order to ensure that TX frame is always captured, it is advisable to set wake-up time to
less than the preamble time.
8.3 CSMA/CA engine

The CSMA/CA engine is a channel access mechanism based on the rule of sensing the
channel before transmitting (listen before talk). This avoids the simultaneous use of the
channel by different transmitters and increases the probability of correct reception of data
being transmitted. This is done by a comparison of the RSSI sensed with the
DocID029944 Rev 1 67/90

programmable threshold. If the channel is busy, a back-off procedure may be activated to
repeat the process a certain number of times, until the channel is found to be idle. When
the limit is reached, an interrupt notifies that the channel has been repeatedly found busy
and so the transmission has not been performed. While in back-off, the S2-LP stays in
SLEEP state in order to reduce power consumption. CCA may optionally be persistent
continuing until the channel becomes idle or until the MCU stops it. The thinking behind
using this option is to give the MCU the possibility of managing the CCA by itself, for
instance, with the allocation of a transmission timer: this timer would start when MCU
finishes sending out data to be transmitted, and would end when MCU expects that its
transmission take place, which would occur after a period of CCA.
The overall CSMA/CA flowchart is shown in Figure 19: "Flowchart of the S2-LP CSMA
procedure", where Tcca and Tlisten are two of the parameters controlling the clear channel
assessment procedure. Design practice recommends that these parameters average the
channel energy over a certain period expressed as a multiple of the bit period (T cca) and
repeat such measurement several times covering longer periods (T listen). The measurement
is performed directly by checking the carrier sense (CS) generated by the receiver module.
Figure 19: Flowchart of the S2-LP CSMA procedure
To avoid any wait synchronization between different channel contenders, which may cause
successive failing CCA operations, the back-off wait time is calculated randomly inside a
contention window. The back-off time BO is expressed as a multiple of back-off time units
(BU). The contention window is calculated on the basis of the binary exponential back-off
(BEB) technique, which doubles the size of the window at each back-off retry (stored in the
NB counter):
= (6 + rand(0: 2(+1) ) ( + 1))
During this time, the S2-LP is kept in the SLEEP state. If this CSMA mode is used, the user
must set the SLEEP_MODE_SEL bit to 1 in order to guarantee the FIFO retention during
the SLEEP phase.
68/90 DocID029944 Rev 1

The CSMA procedure is controlled by the following parameters:
CSMA_ON: enable/disable the CSMA procedure, this bit will be checked at each packet
transmission.
CSMA_PERS_ON: makes the carrier sense persistent that means the channel is
continuously monitored until it becomes free again, skipping the back-off waiting steps. The
MCU can stop the procedure with a SABORT command.
CCA_PERIOD: code that programs the Tcca time (expressed as multiple of Tbit samples)
between two successive CS samplings, as follows:
00b: 64xTbit
01b: 128xTbit
10b: 256xTbit
11b: 512xTbit.
NUM._OF_CCA_PERIOD: configuration of Tlisten = [1..15] x Tcca.
SEED_RELOAD: enable/disable the reload of the seed used by the back-off random
generator at the start of each CSMA procedure (at the time when the counter is reset, for
example NB=0). If this functionality is not enabled, the seed is automatically generated and
updated by the generator circuit itself.
BU_COUNTER_SEED_MSByte/LSByte: these bytes are used to set the seed of the
pseudo-random number generator when the CSMA cycle starts, if the SEED_RELOAD bit
is enabled. Value 0 is not allowed, because the pseudo-random generator is not working in
that case.
BU_PRESCALER: PRESCALER which is used to configure the back-off time unit
BU=BU_PRESCALER.
NBACKOFF_MAX: max number of back-off cycles.
Below the timelines of the main cases of transmission with CSMA.
If the channel is free, no matters the value of the persistent_mode bit, the device must
assert channel free for a number of NUM._OF_CCA_PERIOD (T. listen) before
transmitting:
Figure 20: CSMA if channel is free (timeline)
If the channel is busy and persistent_mode bit is 1, the device will check the channel
continuously in Tcca periods.
When the channel becomes free, it must assert channel free for a number of
NUM._OF_CCA_PERIOD (T. listen) before transmitting:
DocID029944 Rev 1 69/90

Figure 21: CSMA with persistent mode if channel is busy (timeline)
If the channel is busy and persistent_mode bit is 0, the device will check the channel for the
Tcca period. At the end, being the CS (carrier sense) signal high, it will switch in SLEEP for
a randomic time that can last = (6 + rand(0: 2(+1) ) ( + 1)), with
NB=0.
At the end of this period, it will again switch to RX for another Tcca, then sleep and so on
until the number of backoff set is reached. At that point, an interrupt MAX_BO_REACHED
will be notified to the MCU:
Figure 22: CSMA with non-persistent mode if channel is busy (timeline)
Finally, if the channel becomes free (for example during one of the SLEEP times), the
device must assert channel free for a number of NUM._OF_CCA_PERIOD (T. listen)
before transmitting:
Figure 23: CSMA with non-persistent mode if channel becomes free (timeline)
70/90 DocID029944 Rev 1

S2-LP MCU interface
9 MCU interface
Communication with the MCU goes through a standard 4 wires SPI interface and 4 GPIOs
(plus SHUTDOWN pin).
MCU can performs the following operations:
Program the S2-LP in different operating modes by sending commands
Read data from the RX FIFO and write data into the TX FIFO
Configure the S2-LP through the registers
Retrieve information from the S2-LP
Get interrupt requests and signals from the GPIO pins
Apply external signals to the GPIO pins
Put the S2-LP in SHUTDOWN state or exit from SHUTDOWN state.
9.1 Serial Peripheral Interface

The four wires SPI interface consist of:
SCLK: the SPI clock from MCU to S2-LP
MOSI: data from MCU to the S2-LP
MISO: data from the S2-LP to MCU
CSn: chip select signal, active low.
As the MCU is the master, it always drives the CSn and SCLK. According to the active
SCLK polarity and phase, the S2-LP SPI can be classified as mode 1 (CPOL=0, CPHA=0),
which means that the base value of SCLK is zero, data are read on the clock's rising edge
and data are changed on the clock's falling edge. The MISO is in tri-state mode when CSn
is high. All transfers are MSB first.
The interface allows the following operations:
Write data (to registers or TX FIFO)
Read data (from registers or RX FIFO)
Send commands.
The SPI communication is supported in all the active states, and also during the low power
state: STANDBY and SLEEP.
When accessing the SPI interface, the two status bytes of the MC_STATE registers are
sent to the MISO pin.
Figure 24: SPI write sequence
SCLK
(CPOL =0)
(CPHA =0)
CSn
A/C W/R
MOSI 0 0 0 0 0 0 0 0 A7 A6 A5 A4 A3 A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0
Header Byte Spirit1 Memory Map Address Data written to Address Data written to Address+1
MISO S15 S14 S13 S12 S11 S10 S9 S8 S7 S6 S5 S4 S3 S2 S1 S0
Dont Care Spirit1 Status bits
Tri-State
DocID029944 Rev 1 71/90

MCU interface S2-LP
Figure 25: SPI read sequence
SCLK
CSn
A/C W/R
MOSI 1 0 0 0 0 0 0 0 C7 C6 C5 C4 C3 C2 C1 C0
Header Byte Spirit1 Command Code
Tri-State
Figure 26: SPI command sequence
SCLK
CSn
A/C W/R
MOSI 1 0 0 0 0 0 0 0 C7 C6 C5 C4 C3 C2 C1 C0
Header Byte Spirit1 Command Code
Tri-State
Concerning the first byte, the MSB is an A/C bit (Address/Commands: 0 indicates that the
following byte is an address, 1 indicates that the following byte is a command code), while
the LSB is a W/R bit (Write/Read: 1 indicates a read operation). All other bits must be zero.
Read and write operations are persistently executed while CSn is kept active (low), the
address is automatically incremented (burst mode).
Accessing the FIFO is done as usual with the read and write commands, by putting, as
address, the code 0xFF. Burst mode is available to access the sequence of bytes in the
FIFO. Clearly, RX-FIFO is accessed with a read operation, TX-FIFO with a write operation.
9.2 Interrupts
In order to notify the MCU of a certain number of events an interrupt signal is generated on
a selectable GPIO. The following events trigger an interrupt to the MCU:
Table 56: Interrupts list
Bit Events group Interrupt event
0 RX data ready
1 RX data discarded (upon filtering)
Packet oriented
2 TX data sent
3 Max. re-TX reached
72/90 DocID029944 Rev 1

S2-LP MCU interface
Bit Events group Interrupt event
4 CRC error
5 TX FIFO underflow/overflow error
6 RX FIFO underflow/overflow error
7 TX FIFO almost full
8 TX FIFO almost empty
9 RX FIFO almost full
10 RX FIFO almost empty
11 Max. number of back-off during CCA
12 Valid preamble detected
13 Signal quality related Sync word detected
14 RSSI above threshold (CS)
15 Wake-up timeout in LDCR mode(1)
16 READY(2)
17 Device status related STANDBY state switching in progress
18 Low battery level
19 Power-on reset
28 RX timer timeout
Timer related
29 Sniff timer timeout
Notes:
(1)The interrupt flag n.15 is set (and consequently the interrupt request) only when the XO clock is available for the
state machine. This time may be delayed compared to the actual timer expiration. However, the real time event
can be sensed putting the end-of-counting signal on a GPIO output.
(2)The interrupt flag n.16 is set each time the S2-LP goes to READY state and the XO has completed its setting
transient (XO ready condition detected).
All interrupts are reported on a set of interrupt status registers and are individually
maskable. The interrupt status register must be cleared upon a read event from the MCU.
The status of all the interrupts are reported in the IRQ_STATUS register: bits are high for
the events that have generated any interrupts. The interrupts are individually maskable
using the IRQ_MASK registers: if the mask bit related to a particular event is programmed
at 0, that event does not generate any interrupt request.
DocID029944 Rev 1 73/90

MCU interface S2-LP
9.3 GPIOs
The four GPIOs can be configured as follows:
Table 57: GPIO digital output functions
I/O
Output signal
selection
0 nIRQ (interrupt request, active low)
1 POR inverted (active low)
2 Wake-up timer expiration: 1 when WUT has expired
3 Low battery detection: 1 when battery is below threshold setting
4 TX data internal clock output (TX data are sampled on the rising edge of it)
5 TX state indication: 1 when the S2-LP is transiting in the TX state
6 TX/RX FIFO almost empty flag
7 TX/RX FIFO almost full flag
8 RX data output
9 RX clock output (recovered from received data)
10 RX state indication: 1 when the S2-LP is transiting in the RX state
Device in a state other than SLEEP or STANDBY: 0 when in SLEEP/STANDBY (to
11
enable an external TCXO)
12 Device in STANDBY state
13 Antenna switch signal used for antenna diversity
14 Valid preamble detected flag
15 Sync word detected flag
16 RSSI above threshold (same indication of CS register)
17 Reserved
18 TX or RX mode indicator (to enable an external range extender)
19 VDD (to emulate an additional GPIO of the MCU, programmable by SPI)
20 GND (to emulate an additional GPIO of the MCU, programmable by SPI)
21 External SMPS enable signal (active high)
22 Device in SLEEP state
23 Device in READY state
24 Device in LOCK state
25 Device waiting for a high level of the lock-detector output signal
TX_DATA_OOK signal (internal control signal generated in the OOK analog smooth
26
mode)
27 Device waiting for a high level of the READY2 signal from XO
28 Device waiting for timer expiration to allow PM block settling
29 Device waiting for end of VCO calibration
30 Device enables the full circuitry of the SYNTH block
31 Reserved
74/90 DocID029944 Rev 1

S2-LP MCU interface
Table 58: GPIO digital input functions

I/O selection Input signal
0 1 >> TX command
1 1 >> RX command
2 TX data input for direct modulation
3 Wake-up from external input (sensor output)
4 External clock @ 34.7 kHz (used for LDC modes timing)
From 5 to 31 Not used
DocID029944 Rev 1 75/90

Register contents S2-LP
10 Register contents
Table 59: Register contents
Name Addr Default Bit Field name Description
Specify the GPIO0 I/O signal, default setting POR

7:3 GPIO_SELECT
(see Table 57).
2 RESERVED -
GPIO0_CONF 00 0A GPIO0 Mode:
01b: Digital Input
1:0 GPIO_MODE
10b: Digital Output Low Power
11b: Digital Output High Power
Specify the GPIO1 I/O signal, default setting digital

7:3 GPIO_SELECT
GND (see Table 57).
2 RESERVED -
GPIO1_CONF 01 A2 GPIO1 Mode:
01b: Digital Input1
1:0 GPIO_MODE

7:3 GPIO_SELECT
GND (see Table 57).
2 RESERVED -
01b: Digital Input
1:0 GPIO_MODE

7:3 GPIO_SELECT
GND (see Table 57).
2 RESERVED -

00b: Analog
1:0 GPIO_MODE 01b: Digital Input
Set the charge pump current according to the XTAL

7:5 PLL_CP_ISEL
frequency (see Table 34).
Synthesizer band select. This parameter selects the

out-of loop divide factor of the synthesizer:
SYNT3 05 42 4 BS 0: 4, band select factor for high band
1: 8, band select factor for middle band (see
Section 5.3.1).
MSB bits of the PLL programmable divider (see

3:0 SYNT[27:24]
Section 5.3.1).
Intermediate bits of the PLL programmable divider

SYNT2 06 16 7:0 SYNT[23:16]
(see Section 5.3.1).
Intermediate bits of the PLL programmable divider

SYNT1 07 27 7:0 SYNT[15:8]
(see Section 5.3.1).
LSB bits of the PLL programmable divider (see

SYNT0 08 62 7:0 SYNT[7:0]
Section 5.3.1).
Intermediate frequency setting for the analog RF

IF_OFFSET_ANA 09 2A 7:0 IF_OFFSET_ANA
synthesizer, default: 300 kHz (see Equation 11).
Intermediate frequency setting for the digital shift-to-

IF_OFFSET_DIG 0A B8 7:0 IF_OFFSET_DIG
baseband circuits, default: 300 kHz (see Equation 11).
CHSPACE 0C 3F 7:0 CH_SPACE Channel spacing setting (see Equation 3).
76/90 DocID029944 Rev 1

S2-LP Register contents
Channel number. This value is multiplied by the

channel spacing and added to the synthesizer base
CHNUM 0D 00 7:0 CH_NUM
frequency to generate the actual RF carrier frequency
(see Equation 3).
The MSB of the mantissa value of the data rate

MOD4 0E 83 7:0 DATARATE_M[15:8]
equation (see Equation 10).
The LSB of the mantissa value of the data rate

MOD3 0F 2B 7:0 DATARATE_M[7:0]
Modulation type:
0: 2-FSK
1: 4-FSK
2: 2-GFSK BT=1
7:4 MOD_TYPE 3: 4-GFSK BT=1
MOD2 10 77 5: ASK/OOK
7: unmodulated
10: 2-GFSK BT=0.5
12: 4-GFSK BT=0.5
The exponent value of the data rate equation (see

3:0 DATARATE_E
Equation 10).
1: enable the PA power interpolator (see Section

7 PA_INTERP_EN
5.6.1).
1: enable frequency interpolator for the GFSK shaping

6 MOD_INTERP_EN
(see Section 5.4.1.1).
MOD1 11 03
Select the constellation map for 4-(G)FSK or 2-
5:4 CONST_MAP
(G)FSK modulations (see Table 38 and Table 39).
The exponent value of the frequency deviation

3:0 FDEV_E
The mantissa value of the frequency deviation

MOD0 12 93 7:0 FDEV_M
The mantissa value of the receiver channel filter (see

7:4 CHFLT_M
Table 41).
CHFLT 13 23
The exponent value of the receiver channel filter (see
3:0 CHFLT_E
Table 41).
1: enable the freeze AFC correction upon sync word

7 AFC_FREEZE_ON_SYNC
detection.
6 AFC_ENABLED 1: enable the AFC correction.
AFC2 14 C8 Select AFC mode:

5 AFC_MODE 0: AFC loop closed on slicer
1: AFC loop closed on second conversion stage.
4:0 RESERVED -
AFC1 15 18 7:0 AFC_FAST_PERIOD The length of the AFC fast period.
7:4 AFC_FAST_GAIN The AFC loop gain in fast mode (2's log).
AFC0 16 25
3:0 AFC_SLOW_GAIN The AFC loop gain in slow mode (2's log).
7:4 RSSI_FLT Gain of the RSSI filter.
Carrier sense mode:

00b: Static CS
01b: Dynamic CS with 6dB dynamic threshold
RSSI_FLT 17 E3 3:2 CS_MODE 10b: Dynamic CS with 12dB dynamic threshold
11b: Dynamic CS with 18dB dynamic
threshold.
(see Section 5.5.8.2)
1:0 RESERVED -
Signal detect threshold in 1 dB steps. The RSSI_TH

RSSI_TH 18 28 7:0 RSSI_TH can be converted in dBm using the formula RSSI_TH-
146.
DocID029944 Rev 1 77/90

7:4 LOW_THRESHOLD_0 Low threshold 0 for the AGC

AGCCTRL4 1A 54
3:0 LOW_THRESHOLD_1 Low threshold 0 for the AGC
Low threshold selection (defined in the AGCCTRL4).

AGCCTRL3 1B 10 7:0 LOW_THRESHOLD_SEL
Bitmask for each attenuation step.
7:6 RESERVED -
5 FREEZE_ON_SYNC Enable the AGC algorithm to be frozen on SYNC

AGCCTRL2 1C 22
4 RESERVED -
3:0 MEAS_TIME AGC measurement time
7:4 HIGH_THRESHOLD High threshold for the AGC

AGCCTRL1 1D 59
3:0 RESERVED -
0: disabled
7 AGC_ENABLE
1: enabled
AGCCTRL0 1E 8C
6 RESERVED -
5:0 HOLD_TIME Hold time for after gain adjustment for the AGC.
7 RESERVED -
ISI cancellation equalizer:

00b: equalization disabled
6:5 EQU_CTRL 01b: single pass equalization
10b: dual pass equalization.
ANT_SELECT_CONF 1F 45 (see Section 5.4.1.2)
Do not fill the RX FIFO with data if the CS is above

4 CS_BLANKING
threshold (see Section 5.5.9).
3 AS_ENABLE 1: enable the antenna switching (see Section 5.5.10).
2:0 AS_MEAS_TIME Set the measurement time.
7:5 CLK_REC_P_GAIN_SLOW Clock recovery slow loop gain (log2).
Select the symbol timing recovery algorithm:

4 CLK_REC_ALGO_SEL 0: DLL
CLOCKREC2 20 C0
1: PLL.
Set the integral slow gain for symbol timing recovery

3:0 CLK_REC_I_GAIN_SLOW
(PLL mode only).
7:5 CLK_REC_P_GAIN_FAST Clock recovery fast loop gain (log2).
Select the post filter length:

4 PSTFLT_LEN 0: 8 symbols
CLOCKREC1 21 58
1: 16 symbols.
Set the integral fast gain for symbol timing recovery

3:0 CLK_REC_I_GAIN_FAST
(PLL mode only).
The number of bits used for the SYNC field in the

7:2 SYNC_LEN
packet.
PCKTCTRL6 2B 80
The MSB of the number of '01 or '10' of the preamble
1:0 PREAMBLE_LEN[9:8]
of the packet.
The LSB of the number of '01 or '10' of the preamble

PCKTCTRL5 2C 10 7:0 PREAMBLE_LEN[7:0]
of the packet.
The number of bytes used for the length field:

7 LEN_WID 0: 1 byte
1: 2 bytes.
PCKTCTRL4 2D 00
6:4 RESERVED -
3 ADDRESS_LEN 1: include the ADDRESS field in the packet.
2:0 RESERVED -
78/90 DocID029944 Rev 1

Format of packet:
0: Basic
1: 802.15.4g
7:6 PCKT_FRMT 2: UART OTA
3: Stack
(see section 6 )
RX mode:
PCKTCTRL3 2E 20
0: normal mode
5:4 RX_MODE
1: direct through FIFO
2: direct through GPIO
3 FSK4_SYM_SWAP Select the symbol mapping for 4(G)FSK.
2 BYTE_SWAP Select the transmission order between MSB and LSB.
1:0 PREAMBLE_SEL Select the preamble pattern.
7:6 RESERVED -
This is the FCS type in header field of 802.15.4g

5 FCS_TYPE_4G
packet.
If the 802.15.4 mode is enabled, this is the
FCS type in header field of 802.15.4g packet.
Select the FEC type of 802.15.4g packet:
4 FEC_TYPE_4G/STOP_BIT 0: NRNSC
1: RSC.
If the UART packet is enabled, this is the value
of the STOP_BIT.
If the 802.15.4 mode is enabled, 1: enable the

PCKTCTRL2 2F 00 interleaving of 802.15.4g packet.
3 INT_EN_4G/START_BIT If the UART packet is enabled, this is the value
of the START_BIT.
2 MBUS_3OF6_EN 1: enable the 3-out-of-6 encoding/decoding.
1 MANCHESTER_EN 1: enable the Manchester encoding/decoding.
Packet length mode:

0: fixed
0 FIX_VAR_LEN 1: variable (in variable mode the field
LEN_WID of PCKTCTRL3 register must be
configured)
CRC field:
0: no CRC field
1: CRC using poly 0x07
7:5 CRC_MODE 2: CRC using poly 0x8005
3: CRC using poly 0x1021
4: CRC using poly 0x864CBF
5: CRC using poly 0x04C011BB7
4 WHIT_EN 1: enable the whitening mode.
Tx source data:
0: normal mode
PCKTCTRL1 30 2C
3:2 TXSOURCE 1: direct through FIFO
2: direct through GPIO
3: PN9
In TX mode:
0 select the primary SYNC word
1 SECOND_SYNC_SEL 1 select the secondary SYNC word.
In RX mode, if 1 enable the dual SYNC word

detection mode.
1: enable the FEC encoding in TX or the Viterbi

0 FEC_EN
decoding in RX.
PCKTLEN1 31 00 7:0 PCKTLEN1 MSB of length of packet in bytes.
PCKTLEN0 32 14 7:0 PCKTLEN0 LSB of length of packet in bytes.
DocID029944 Rev 1 79/90

SYNC3 33 88 7:0 SYNC3 SYNC word byte 3.
7:5 SQI_TH SQI threshold.
QI 37 01 4:1 PQI_TH PQI threshold.
0 SQI_EN 1: enable the SQI check.
PCKT_PSTMBL 38 00 7:0 PCKT_PSTMBL Set the packet postamble length.
1: enable the CS value contributes to timeout

7 CS_TIMEOUT_MASK
disabling.
1: enable the SQI value contributes to timeout

6 SQI_TIMEOUT_MASK
disabling.
1: enable the PQI value contributes to timeout

5 PQI_TIMEOUT_MASK
disabling.
TX sequence number to be used when counting reset

4:3 TX_SEQ_NUM_RELOAD
PROTOCOL2 39 40 is required using the related command.
1: select the almost empty/full control for TX FIFO.

2 FIFO_GPIO_OUT_MUX_SEL
0: select the almost empty/full control for RX FIFO.
Set the LDC timer multiplier factor:

00b: x1
1:0 LDC_TIMER_MULT 01b: x2
10b: x4
11b: x8.
7 LDC_MODE 1: enable the Low Duty Cycle mode.
6 LDC_RELOAD_ON_SYNC 1: enable the LDC timer reload mode.
5 PIGGYBACKING 1: enable the piggybacking.
4 FAST_CS_TERM_EN 1: enable the RX sniff timer.
1: enable the reload of the back-off random generator

PROTOCOL1 3A 00 3 SEED_RELOAD seed using the value written in the
BU_COUNTER_SEED.
2 CSMA_ON 1: enable the CSMA channel access mode.
1: enable the CSMA persistent mode (no backoff

1 CSMA_PERS_ON
cycles).
0 AUTO_PCKT_FLT 1: enable the automatic packet filtering control.
Max. number of re-TX (from 0 to 15)(0: re-

7:4 NMAX_RETX
transmission is not performed).
3 NACK_TX 1: field NO_ACK=1 on transmitted packet.
PROTOCOL0 3B 08 1: enable the automatic acknowledgment if packet

2 AUTO_ACK
received request.
1 PERS_RX 1: enable the persistent RX mode.
0 RESERVED -
7 RESERVED -
FIFO_CONFIG3 3C 30
6:0 RX_AFTHR Set the RX FIFO almost full threshold.
7 RESERVED -
FIFO_CONFIG2 3D 30
6:0 RX_AETHR Set the RX FIFO almost empty threshold.
7 RESERVED -
FIFO_CONFIG1 3E 30
6:0 TX_AFTHR Set the TX FIFO almost full threshold.
FIFO_CONFIG0 3F 30 7 RESERVED -
80/90 DocID029944 Rev 1

6:0 TX_AETHR Set the TX FIFO almost empty threshold.
7 RESERVED -
Logical Boolean function applied to CS/SQI/PQI

6 RX_TIMEOUT_AND_OR_SEL
values: 1: OR, 0: AND.
5 RESERVED -
1: RX packet accepted if its source field matches with

4 SOURCE_ADDR_FLT
RX_SOURCE_ADDR register
PCKT_FLT_OPTIONS 40 40 1: RX packet accepted if its source field matches with
3 DEST_VS_BROADCAST_ADDR
BROADCAST_ADDR register.
1: RX packet accepted if its destination address

2 DEST_VS_MULTICAST_ADDR
matches with MULTICAST_ADDR register.
1: RX packet accepted if its destination address

1 DEST_VS_SOURCE_ADDR
matches with RX_SOURCE_ADDR register.
0 CRC_FLT 1: packet discarded if CRC is not valid.
PCKT_FLT_GOALS4 41 00 7:0 RX_SOURCE_MASK Mask register for source address filtering.
If dual sync mode enabled: dual SYNC word byte 3,

PCKT_FLT_GOALS3 42 00 7:0 RX_SOURCE_ADDR/DUAL_SYNC3 Otherwise RX packet source or TX packet destination
field.

PCKT_FLT_GOALS2 43 00 7:0 BROADCAST_ADDR/DUAL_SYNC2
Broadcast address.

PCKT_FLT_GOALS1 44 00 7:0 MULTICAST_ADDR/DUAL_SYNC1
Multicast address.

PCKT_FLT_GOALS0 45 00 7:0 TX_SOURCE_ADDR/DUAL_SYNC0
Tx packet source or RX packet destination field.
TIMERS5 46 01 7:0 RX_TIMER_CNTR Counter for RX timer.
TIMERS4 47 00 7:0 RX_TIMER_PRESC Prescaler for RX timer.
TIMERS3 48 01 7:0 LDC_TIMER_PRESC Prescaler for wake up timer.
TIMERS2 49 00 7:0 LDC_TIMER_CNTR Counter for wake up timer.
TIMERS1 4A 01 7:0 LDC_RELOAD_PRSC Prescaler value for reload operation of wake up timer.
TIMERS0 4B 00 7:0 LDC_RELOAD_CNTR Counter value for reload operation of wake up timer.
MSB part of the seed for the random generator used

CSMA_CONF3 4C 4C 7:0 BU_CNTR_SEED[14:8]
to apply the CSMA algorithm.
LSB part of the seed for the random generator used to

CSMA_CONF2 4D 00 7:0 BU_CNTR_SEED[7:0]
apply the CSMA algorithm.
7:2 BU_PRSC Prescaler value for the back-off unit BU.

CSMA_CONF1 4E 04
1:0 CCA_PERIOD Multiplier for the Tcca timer.
The number of time in which the listen operation is

7:4 CCA_LEN
performed.
CSMA_CONF0 4F 00
3 RESERVED -
2:0 NBACKOFF_MAX Max number of back-off cycles.
Enable the routing of the interrupt flag on the

IRQ_MASK3 50 00 7:0 INT_MASK[31:24]
configured IRQ GPIO.



FAST_RX_TIMER 54 28 7:0 RSSI_SETTLING_LIMIT Sniff timer configuration.
PA_POWER8 5A 01 7 RESERVED -
DocID029944 Rev 1 81/90

6:0 PA_LEVEL8 Output power level for 8th slot.
7 RESERVED -
PA_POWER7 5B 0C
6:0 PA_LEVEL_7 Output power level for 7th slot.
7 RESERVED -
PA_POWER6 5C 18
7 RESERVED -
PA_POWER5 5D 24
7 RESERVED -
PA_POWER4 5E 30
7 RESERVED -
PA_POWER3 5F 48
6:0 PA_LEVEL_3 Output power level for 3rd slot.
7 RESERVED -
PA_POWER2 60 60
6:0 PA_LEVEL_2 Output power level for 2nd slot.
7 RESERVED -
PA_POWER1 61 00
6:0 PA_LEVEL_1 Output power level for 1st slot.
1: enable the generation of the internal signal

7 DIG_SMOOTH_EN TX_DATA which is the input of the FIR. Needed when
FIR_EN=1.
6 PA_MAXDBM 1: configure the PA to send maximum output power.

PA_POWER0 62 47
5 PA_RAMP_EN 1: enable the power ramping
4:3 PA_RAMP_STEP_LEN Set the step width (unit: 1/8 of bit period).
Final level for power ramping or selected output

2:0 PA_LEVEL_MAX_IDX
power index.
7:4 RESERVED -
FIR configuration:
00b: filtering
3:2 FIR_CFG
PA_CONFIG1 63 03 01b: ramping
10b: switching (see Section 5.4.2.1)
1 FIR_EN 1: enable FIR (see Section 5.4.2.1)
0 RESERVED -
7:2 RESERVED -
PA Bessel filter bandwidth:

00b: 12.5kHz (data rate 16.2kbps)
PA_CONFIG0 64 8A 01b: 25kHz (data rate 32kbps)
1:0 PA_FC
10b: 50kHz (data rate 62.5kbps)
11b: 100kHz (data rate 125kbps) see Section
5.4.2.1
7:3 RESERVED -
Enables increased DN current pulses to improve

SYNTH_CONFIG2 65 D0 PLL_PFD_SPLIT_EN
2 linearization of CP/PFD (see Table 34).
1:0 RESERVED -
7:6 RESERVED -
1 VCO amplitude calibration will be skipped

5 VCO_CALAMP_EXT_SEL
(external amplitude word forced on VCO).
VCO_CONFIG 68 03
1 VCO frequency calibration will be skipped
4 VCO_CALFREQ_EXT_SEL
(external amplitude word forced on VCO).
3:0 RESERVED -
82/90 DocID029944 Rev 1

VCO magnitude calibration word (binary coding to be

7:4 VCO_CALAMP_TX
internally converted in thermometric code) used in TX.
VCO_CALIBR_IN2 69 88 VCO magnitude calibration word (binary coding to be
3:0 VCO_CALAMP_RX internally converted in thermometric code) used in
RX.
7 RESERVED -
VCO_CALIBR_IN1 6A 40 VCO Cbank frequency calibration word to be used in
6:0 VCO_CALFREQ_TX
TX.
7 RESERVED -
VCO_CALIBR_IN0 6B 40 VCO Cbank frequency calibration word to be used in
6:0 VCO_CALFREQ_RX
RX.
7:5 RESERVED -
1: disable both dividers of digital clock (and reference

XO_RCO_CONF1 6C 45 4 PD_CLKDIV
clock for the SMPS) and IF-ADC clock.
3:0 RESERVED -
0: reference signal from XO circuit
7 EXT_REF 1: reference signal from XIN pin.
5:4 GM_CONF Set the driver gm of the XO at start up.
3 REFDIV 1: enable the the reference clock divider.

XO_RCO_CONF0 6D 30
2 RESERVED -
1: the 34.7 kHz signal must be supplied from any

1 EXT_RCO_OSC
GPIO.
0 RCO_CALIBRATION 1: enable the automatic RCO calibration.
7:4 RWT_IN RWT word value for the RCO.

RCO_CALIBR_CONF3 6E 70
3:0 RFB_IN[4:1] MSB part of RFB word value for RCO.
7 RFB_IN[0] LSB part of RFB word value for RCO.

RCO_CALIBR_CONF2 6F 4D
6:0 RESERVED -
7:6 RESERVED -
PM_CONF4 75 17 5 EXT_SMPS 1: disable the internal SMPS.
4:0 RESERVED -
0: divider by 4 enabled (SMPS' switching
frequency is FSW=Fdig/4)
7 KRM_EN 1: rate multiplier enabled (SMPS' switching
PM_CONF3 76 20 frequency is FSW=KRM*Fdig/(2^15).
Sets the divider ratio (MSB) of the rate multiplier

6:0 KRM[14:8]
(default: Fsw=Fdig/4)
Sets the divider ratio (LSB) of the rate multiplier

PM_CONF2 77 00 7:0 KRM[7:0]
(default: Fsw=Fdig/4)
7 RESERVED -
6 BATTERY_LVL_EN 1: enable battery level detector circuit.
Set the BLD threshold:

00b: 2.7V
5:4 SET_BLD_TH 01b: 2.5V
10b: 2.3V
PM_CONF1 78 39 11b: 2.1V.
0: SMPS output level will depend upon the

value written in the PM_CONFIG0 register
(SET_SMPS_LEVEL field) both in RX and TX
3 SMPS_LVL_MODE state.
1: SMPS output level will depend upon the
value in PM_CONFIG register just in TX state,
while in RX state it will be fixed to 1.4 V
DocID029944 Rev 1 83/90

2 BYPASS_LDO Set to 0 (default value)
1:0 RESERVED -
7 RESERVED -
SMPS output voltage:

000b: 1.1 V
001b: 1.2 V
010b: 1.3 V
6:4 SET_SMPS_LVL 011b: 1.4 V
PM_CONF0 79 42 100b: 1.5 V
101b: 1.6 V
110b: 1.7 V
111b: 1.8 V
3:1 RESERVED -
0: SLEEP without FIFO retention (SLEEP A)
0 SLEEP_MODE_SEL 1: SLEEP with FIFO retention (SLEEP B).
7:5 RESERVED -
4 RCO_CAL_OK RCO calibration successfully terminated.
3 ANT_SEL Currently selected antenna.

MC_STATE1 8D 52
2 TX_FIFO_FULL 1: TX FIFO is full.
1 RX_FIFO_EMPTY 1: RX FIFO is empty.
0 ERROR_LOCK 1: RCO calibrator error.
7:1 STATE Current state.

MC_STATE0 8E 07
0 XO_ON 1: XO is operating.
TX_FIFO_STATUS 8F 00 7:0 NELEM_TXFIFO Number of elements in TX FIFO.
RX_FIFO_STATUS 90 00 7:0 NELEM_RXFIFO Number of elements in RX FIFO.
7:4 RWT_OUT RWT word from internal RCO calibrator.

RCO_CALIBR_OUT4 94 70
3:0 RFB_OUT[4:1] RFB word (MSB) from internal RCO calibrator.
7 RFB_OUT[0] RF word (LSB) from internal RCO calibrator.

RCO_CALIBR_OUT3 95 00
6:0 RESERVED -
7:4 RESERVED -
VCO_CALIBR_OUT1 99 00 VCO magnitude calibration output word (binary coding
3:0 VCO_CAL_AMP_OUT
internally converted from thermometric coding).
7 RESERVED -
VCO_CALIBROUT0 9A 00 VCO Cbank frequency calibration output word (binary

6:0 VCO_CAL_FREQ_OUT coding internally converted from thermometric
coding).
7:6 RESERVED -
5:4 TX_SEQ_NUM Current TX packet sequence number.

TX_PCKT_INFO 9C 00
Number of re-transmissions done for the last TX
3:0 N_RETX
packet.
7:3 RESERVED -
RX_PCKT_INFO 9D 00 2 NACK_RX NACK field of the received packet.
1:0 RX_SEQ_NUM Sequence number of the received packet.
AFC_CORR 9E 00 7:0 AFC_CORR AFC corrected value.
LINK_QUALIF2 9F 00 7:0 PQI PQI value of the received packet.
7 CS Carrier Sense indication.

LINK_QUALIF1 A0 00
6:0 SQI SQI value of the received packet.
84/90 DocID029944 Rev 1

RSSI level captured at the end of the SYNC word

RSSI_LEVEL A2 00 7:0 RSSI_LEVEL
detection of the received packet.
RX_PCKT_LEN1 A4 00 7:0 RX_PCKT_LEN[14:8] MSB value of the length of the packet received.
RX_PCKT_LEN0 A5 00 7:0 RX_PCKT_LEN[7:0] LSB value of the length of the packet received.
CRC_FIELD3 A6 00 7:0 CRC_FIELD3 CRC field 3 of the received packet.
RX_ADDRE_FIELD1 AA 00 7:0 RX_ADDRE_FIELD1 Source address field of the received packet.
RX_ADDRE_FIELD0 AB 00 7:0 RX_ADDRE_FIELD0 Destination address field of the received packet.
RSSI level of the received packet, which supports

RSSI_LEVEL_RUN EF 00 7:0 RSSI_LEVEL_RUN
continuous fast SPI reading.
DEVICE_INFO1 F0 03 7:0 PARTNUM S2-LP part number
DEVICE_INFO0 F1 91 7:0 VERSION S2-LP version number
IRQ_STATUS3 FA 00 7:0 INT_LEVEL[31:24] Interrupt status register 3
IRQ_STATUS2 FB 09 7:0 INT_LEVEL[23:16] Interrupt status register 2
IRQ_STATUS1 FC 05 7:0 INT_LEVEL[15:8] Interrupt status register 1
IRQ_STATUS0 FD 00 7:0 INT_LEVEL[7:0] Interrupt status register 0
DocID029944 Rev 1 85/90

Package information S2-LP
11 Package information
In order to meet environmental requirements, ST offers these devices in different grades of
ECOPACK packages, depending on their level of environmental compliance. ECOPACK
specifications, grade definitions and product status are available at: www.st.com.
ECOPACK is an ST trademark.
86/90 DocID029944 Rev 1

S2-LP Package information
11.1 QFN24L (4x4 mm) package information
Figure 27: QFN24L (4x4 mm) package outline
DocID029944 Rev 1 87/90

Package information S2-LP
Table 60: QFN24L (4x4 mm) package mechanical data
mm
Dim.
Min. Typ. Max.
A 0.80 0.90 1.00
A1 0.02 0.05
A2 0.65 1.00
A3 0.20
b 0.18 0.25 0.30
D 3.85 4.00 4.15
D2 2.60 2.70 2.80
E 3.85 4.00 4.15
E2 2.60 2.70 2.80
e 0.50
L 0.35 0.40 0.45
ddd 0.08
88/90 DocID029944 Rev 1

S2-LP Revision history
12 Revision history
Table 61: Document revision history
Date Version Changes
08-Nov-2016 1 Initial release.
DocID029944 Rev 1 89/90

S2-LP
IMPORTANT NOTICE PLEASE READ CAREFULLY
STMicroelectronics NV and its subsidiaries (ST) reserve the right to make changes, corrections, enhancements, modifications, and
improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST
products before placing orders. ST products are sold pursuant to STs terms and conditions of sale in place at the time of order
acknowledgement.
Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the
design of Purchasers products.
No license, express or implied, to any intellectual property right is granted by ST herein.
Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.
ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.
Information in this document supersedes and replaces information previously supplied in any prior versions of this document.
2016 STMicroelectronics All rights reserved
90/90 DocID029944 Rev 1

S2 LP

Uploaded by

Copyright:

Available Formats

S2 LP

Uploaded by

Document Information

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

S2 LP

Uploaded by

Copyright:

Available Formats

S2-LP

Ultra-low power, high performance, sub-1GHz transceiver

Datasheet - production data

Antenna diversity algorithm

November 2016 DocID029944 Rev 1 1/90

2/90 DocID029944 Rev 1

5.4.2 Amplitude modulation ....................................................................... 33

DocID029944 Rev 1 3/90

4/90 DocID029944 Rev 1

DocID029944 Rev 1 5/90

Table 54: 3-out-of-6 coding scheme ......................................................................................................... 58

6/90 DocID029944 Rev 1

DocID029944 Rev 1 7/90

8/90 DocID029944 Rev 1

2 Detailed functional description

DocID029944 Rev 1 9/90

10/90 DocID029944 Rev 1

3 Typical application diagram and pin description

C29 C30 C31 C32

DocID029944 Rev 1 11/90

VDD SMPS SCLK

EXT 1.4-1.8 V VSMPS2 2 S2-LPQTR 17

C29 C30 C31 C32

Table 2: Description of the external components of the typical application diagrams

12/90 DocID029944 Rev 1

3.1 Pin diagram

3.2 Pin description

DocID029944 Rev 1 13/90

23 GPIO3 Digital I/O

14/90 DocID029944 Rev 1

4.2 Operating range

4.3 Thermal properties

DocID029944 Rev 1 15/90

4.4 Power consumption

Table 8: Power consumption in reception TA = 25C, VDD = 3.0 V, fc = 868 MHz

Table 9: Power consumption in transmission fc= 920 MHz

16/90 DocID029944 Rev 1

Table 10: Power consumption in transmission fc= 868 MHz

Table 11: Power consumption in transmission fc= 434 MHz

4.5 General characterization

DocID029944 Rev 1 17/90

4.6 Frequency synthesizer

4.7 Crystal oscillator

18/90 DocID029944 Rev 1

Table 16: Ultra-low power RC oscillator

DocID029944 Rev 1 19/90

Max RX gain, tied (RX + TX) matching 433 MHz -15

2-FSK 1.2 kHz FDEV, DR = 1.2 kbps, 433 MHz 10

Max RX gain, tied (RX + TX) matching 433 MHz 8.5

Differential input Max RX gain 433 MHz 200 // 1.5

4.8.1 Blocking and selectivity at 433 MHz

20/90 DocID029944 Rev 1

Sensitivity DR = 1.2 kbps, FDEV = 1.2 kHz, CHF = 4 kHz -125

Sensitivity DR = 1.2 kbps, CHF = 4 kHz -120

4.8.3 Blocking and selectivity at 868 MHz

DocID029944 Rev 1 21/90

4.8.4 Sensitivity at 868 MHz

Sensitivity DR = 1.2 kbps, CHF = 4 kHz -120

4.8.5 Blocking and selectivity at 920 MHz