Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
Scribd Logo
Upload

Welcome to Scribd!

  • 147 views

    Tutorial Sheet 8

    Uploaded by

    ashish_jiit
    This document contains 10 questions about designing various types of counters and shift registers using different logic gates like D flip-flops, JK flip-flops, and T flip-flops. The questions cover topics like designing Gray code counters, ring counters, Johnson counters, up/down counters, and shift registers with different initialization values and clock sequences.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd

    Tutorial Sheet 8

    Uploaded by

    ashish_jiit
    147 views2 pages
    This document contains 10 questions about designing various types of counters and shift registers using different logic gates like D flip-flops, JK flip-flops, and T flip-flops. The questions cover topics like designing Gray code counters, ring counters, Johnson counters, up/down counters, and shift registers with different initialization values and clock sequences.

    Original Description:

    seq logic

    Copyright

    © © All Rights Reserved

    Available Formats

    PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    This document contains 10 questions about designing various types of counters and shift registers using different logic gates like D flip-flops, JK flip-flops, and T flip-flops. The questions cover topics like designing Gray code counters, ring counters, Johnson counters, up/down counters, and shift registers with different initialization values and clock sequences.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Download as pdf or txt
    147 views2 pages

    Tutorial Sheet 8

    Uploaded by

    ashish_jiit
    This document contains 10 questions about designing various types of counters and shift registers using different logic gates like D flip-flops, JK flip-flops, and T flip-flops. The questions cover topics like designing Gray code counters, ring counters, Johnson counters, up/down counters, and shift registers with different initialization values and clock sequences.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Download as pdf or txt
    of 2

    Tutorial 8 (Digital Electronics)

    Q.1 (a) Design a synchronous Gray Code Mod-8 up counter using D Flip Flop.
    (b) Design a synchronous Gray Code Mod-6 up counter using JK Flip Flop.

    Q.2 Design a counter with an arbitrary sequence of 1,2,5,7 & repeat, using T flip flop.

    Q.3 Design a synchronous counter with the following sequence:-


    0000, 0010, 0100, 0110, 1000, 1010, 1100, 1110, 0000

    Q.4 Design a 2 bit counter with two control signal S0 & S1. The counter should operate as
    a) Binary up counter when S1 S0 = 00
    b) Binary down counter when S1 S0 = 01
    c) Gray up counter when S1 S0 = 10
    d) Gray down counter when S1 S0 = 11

    Q.5 Draw circuit diagram of the followings:-


    a) Mod-6 Twisted ring counter
    b) Mod-5 ring counter
    c) Two bit Johnson ring counter
    d) Mod-10 Johnson counter

    Q.6 Design a 3-bit up/down Gray code counter using D Flip Flop. Consider the control signal as
    M. The circuit should work as up counter for M=0 & down counter for M=1.

    Q.7 Design a 3-bit up/down counter using T flip flop.

    Q.8 A sequence generator is shown in figure. The counter status (Q0Q1Q2) is initialized to 010
    using preset/clear input, the transition in clock pulse takes at rising clock edge. Find the
    sequence generated at counter till it repeats.
    Q.9 The initial contents of the 4 bit serial in serial out, right shift, shift register are shown in
    figure , are 0110. After 3 clock pulses are applied, the content of shift register will be:

    Q.10 A 4 bit shift register, which shift 1 bit to the right at every clock pulse is initialized to values
    1000 for (Q0Q1Q2Q3). The D input is derived from Q0, Q2 and Q3 through two XOR gates as
    shown in figure.

    a) Write 4 bit values (Q0Q1Q2Q3) after each clock pulse till the pattern (1000) reappear on
    (Q0Q1Q2Q3)
    b) To what values should the shift register be initialized so that pattern (1001) occurs after
    the first clock pulse?

    You might also like