Ads 8332

Product Sample & Technical Tools & Support &
Folder Buy Documents Software Community
ADS8331, ADS8332
SBAS363E – DECEMBER 2009 – REVISED AUGUST 2016
ADS833x Low-Power, 16-Bit, 500-kSPS, 4- and 8-Channel Unipolar Input

Analog-to-Digital Converters With Serial Interface
1 Features 2 Applications
1• Low-Power, Flexible Supply Range: • Communications
– 2.7-V to 5.5-V Analog Supply • Transducer Interfaces
– 8.7 mW (250 kSPS in Auto-NAP Mode, • Medical Instruments
VA = 2.7 V, VBD = 1.65 V) • Magnetometers
– 14.2 mW (500 kSPS, VA = 2.7 V, • Industrial Process Controls
VBD = 1.65 V) • Data Acquisition Systems
• Up to 500-kSPS Sampling Rate • Automatic Test Equipment
• Excellent DC Performance:
– ±1.2 LSB Typical, ±2 LSB Maximum INL at 3 Description
2.7 V The ADS8331 is a low-power, 16-bit, 500-k samples-
– ±0.6 LSB Typical, –1, 1.5 LSB Maximum DNL per-second (SPS) analog-to-digital converter (ADC)
at 2.7 V with a unipolar, 4-to-1 multiplexer (mux) input. The
device includes a 16-bit capacitor-based successive
– 16-Bit NMC Over Temperature approximation register (SAR) ADC with inherent
• Excellent AC Performance at 5 V, fIN = 1 kHz: sample and hold.
– 91.5-dB SNR, 101-dB SFDR, –100-dB THD The ADS8332 is based on the same core and
• Flexible Analog Input Arrangement: includes a unipolar 8-to-1 input mux. Both devices
– On-Chip 4-, 8-Channel Mux With Breakout offer a high-speed, wide-voltage serial interface and
are capable of daisy-chain operation when multiple
– Auto, Manual Channel Select and Trigger converters are used.
• Other Hardware Features:
These converters are available in 24-pin, 4 × 4 VQFN
– On-Chip Conversion Clock (CCLK) and 24-pin TSSOP packages and are fully specified
– Software, Hardware Reset for operation over the industrial –40°C to 85°C
– Programmable Status, Polarity EOC/INT temperature range.
– Daisy-Chain Mode Device Information(1)
– Global CONVST (Independent of CS) PART NUMBER PACKAGE BODY SIZE (NOM)
– Deep, Nap, and Auto-NAP Powerdown Modes VQFN (24) 4.00 mm × 4.00 mm
ADS833x
– SPI™, DSP Compatible Serial Interface TSSOP (24) 7.80 mm × 4.40 mm
– Separate I/O Supply: 1.65 V to VA (1) For all available packages, see the orderable addendum at
the end of the data sheet.
– SCLK up to 40 MHz (VA = VBD = 5 V)
• 24-Pin 4-mm × 4-mm VQFN and 24-Pin TSSOP
Packages
Block Diagram
MUXOUT ADCIN Output
SAR SDO
Latch
IN[0:3] M
and
or U 3-State
IN[0:7] X Driver
+
_ CDAC
FS/CS
Comparator SCLK
COM Conversion
and SDI
REF+ Control CONVST
REF- Logic EOC/INT/CDI
RESET
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
ADS8331, ADS8332
SBAS363E – DECEMBER 2009 – REVISED AUGUST 2016 www.ti.com
Table of Contents
1 Features .................................................................. 1 9.2 Functional Block Diagram ....................................... 20
2 Applications ........................................................... 1 9.3 Feature Description................................................. 20
3 Description ............................................................. 1 9.4 Device Functional Modes........................................ 22
9.5 Programming........................................................... 29
4 Revision History..................................................... 2
5 Companion Products............................................. 3 10 Application and Implementation........................ 37
10.1 Application Information.......................................... 37
6 Device Comparison ............................................... 4
10.2 Typical Applications ............................................. 41
7 Pin Configuration and Functions ......................... 4
11 Power Supply Recommendations ..................... 44
8 Specifications......................................................... 6
12 Layout................................................................... 44
8.1 Absolute Maximum Ratings ...................................... 6
12.1 Layout Guidelines ................................................. 44
8.2 ESD Ratings.............................................................. 6
12.2 Layout Example .................................................... 46
8.3 Recommended Operating Conditions....................... 6
8.4 Thermal Information .................................................. 6 13 Device and Documentation Support ................. 47
13.1 Documentation Support ........................................ 47
8.5 Electrical Characteristics: VA = 2.7 V ....................... 7
13.2 Related Links ........................................................ 47
8.6 Electrical Characteristics: VA = 5 V .......................... 9
13.3 Receiving Notification of Documentation Updates 47
8.7 Timing Requirements: VA = 2.7 V .......................... 11
13.4 Community Resources.......................................... 47
8.8 Timing Characteristics: VA = 5 V ............................ 12
13.5 Trademarks ........................................................... 47
8.9 Typical Characteristics: DC Performance ............... 14
13.6 Electrostatic Discharge Caution ............................ 47
8.10 Typical Characteristics: AC Performance ............. 17
13.7 Glossary ................................................................ 48
9 Detailed Description ............................................ 20
9.1 Overview ................................................................. 20 14 Mechanical, Packaging, and Orderable
Information ........................................................... 48
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision D (October 2015) to Revision E Page
• Changed VA parameter maximum specification in Recommended Operating Conditions table ........................................... 6
Changes from Revision C (May 2012) to Revision D Page
• Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation
section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and
Mechanical, Packaging, and Orderable Information section ................................................................................................. 1
Changes from Revision B (December 2010) to Revision C Page
• Changed name of last column in Low-Power, High-Speed, SAR Converter Family table..................................................... 4
• Deleted 4-channel and 8-channel rows from 14-Bit Pseudo-Diff resolution in Low-Power, High-Speed, SAR
Converter Family table ........................................................................................................................................................... 4
• Added last paragraph to Start of a Conversion section........................................................................................................ 25
• Changed VA value from 3.3 V to 2.7 V and VREF value from 4.096 V to 2.5 V.................................................................... 38
Changes from Revision A (November 2010) to Revision B Page
• Deleted Ordering Information table ....................................................................................................................................... 6
2 Submit Documentation Feedback Copyright © 2009–2016, Texas Instruments Incorporated
Product Folder Links: ADS8331 ADS8332

ADS8331, ADS8332
www.ti.com SBAS363E – DECEMBER 2009 – REVISED AUGUST 2016
5 Companion Products
Part number Name

REF3240 4.096V 4ppm/°C, 100uA SOT23-6 Series (Bandgap) Voltage Reference
DAC8562 16-bit, dual-channel, low-power, ultra-low glitch, buffered voltage output DAC with 2.5V,4ppm/°C ref
DAC8568 16-bit, octal-channel, ultra-low glitch, voltage output DAC with 2.5V, 2ppm/°C internal reference
LM5160 Wide Input 65V, 1.5A Synchronous Step-Down DC-DC Conv
OPA2348 1MHz, 45uA, RRIO, Dual Op Amp
Copyright © 2009–2016, Texas Instruments Incorporated Submit Documentation Feedback 3

ADS8331, ADS8332
6 Device Comparison
RESOLUTION CHANNELS fS ≤ 250 kSPS 250 kSPS < fS ≤ 500 kSPS 500 kSPS < fS ≤ 1 MSPS
8 — ADS8698 —
18 bits
4 — ADS8694 —
ADS8344 ADS8688
8 —
ADS8345 ADS8688A
16 bits ADS8341 ADS8684
4 ADS8342 —
ADS8684A
ADS8343
TLC3548
8 ADS8678 —
TLC3578
14 bits
TLC3544
4 ADS8674 ADS7263
TLC3574
7 Pin Configuration and Functions
PW Package RGE Package

24-Pin TSSOP 24-Pin VQFN With Exposed Thermal Pad
Top View Top View
MUXOUT
IN1 1 24 IN0
COM
IN2 2 23 COM
IN3
IN2
IN1
IN0
IN3 3 22 MUXOUT
21
23
22
20
24
19
IN4/NC(3) 4 21 ADCIN
IN5/NC(3) 5 20 AGND
IN6/NC(3) 6 ADS8331 19 REF- IN4/NC(1) 1 18 ADCIN
IN7/NC(3) 7 ADS8332 18 REF+ (1)
IN5/NC 2 17 AGND
RESET 8 17 VA
(1)
EOC/INT/CDI 9 16 VBD IN6/NC 3 16 REF-
ADS8331
SCLK 10 15 CONVST (1) ADS8332
IN7/NC 4 15 REF+
FS/CS 11 14 DGND
SDI 12 13 RESET 5 Thermal Pad (2) 14 VA
SDO
(Bottom Side)
EOC/INT/CDI 6 13 VBD
11
12
10
9
8
7
SCLK
SDO
DGND
CONVST
FS/CS
SDI
(1) NC = No internal connection (ADS8331 only).

(2) Connect thermal pad to analog ground.
(3) NC = No internal connection (ADS8331 only).
Pin Functions: ADS8331

PIN
I/O DESCRIPTION
NAME TSSOP VQFN
ADCIN 21 18 I ADC input
AGND 20 17 — Analog ground
DGND 14 11 — Digital interface ground
COM 23 20 I Common ADC input (usually connected to AGND)
CONVST 15 12 I Conversion start. Freezes sample and hold, starts conversion.

ADS8331, ADS8332
Pin Functions: ADS8331 (continued)

PIN
I/O DESCRIPTION
NAME TSSOP VQFN
Status output. If programmed as end-of-conversion (EOC), this pin is low (default) when a
conversion is in progress. If programmed as an interrupt (INT), this pin is low (default) after
EOC/INT/CDI 9 6 O/O/I the end of conversion and returns high after FS/CS goes low. The polarity of EOC or INT is
programmable.
This pin can also be used as a chain data input (CDI) when operated in daisy-chain mode.
FS/CS 11 8 I Frame sync signal for DSP (such as TMS320™ DSP) or chip select input for SPI.
IN[0:3] 1-3, 24 21-24 I Mux inputs
NC 4-7 1-4 — No connection
MUXOUT 22 19 O Mux output
REF+ 18 15 I External reference input
External reference ground (connect to AGND through an individual via on the printed-circuit-
REF– 19 16 —
board)
RESET 8 5 I External reset (active low)
SCLK 10 7 I SPI clock for serial interface
SDI 12 9 I SPI serial data in
SDO 13 10 O SPI serial data out
VA 17 14 — Analog supply, 2.7 V to 5.5 V
VBD 16 13 — Digital interface supply
Pin Functions: ADS8332

PIN
I/O DESCRIPTION
NAME TSSOP VQFN
ADCIN 21 18 I ADC input
AGND 20 17 — Analog ground
DGND 14 11 — Digital interface ground
COM 23 20 I Common ADC input (usually connected to AGND)
CONVST 15 12 I Conversion start. Freezes sample and hold, starts conversion.
Status output. If programmed as end-of-conversion (EOC), this pin is low (default) when a
conversion is in progress. If programmed as an interrupt (INT), this pin is low (default) after
EOC/INT/CDI 9 6 O/O/I the end of conversion and returns high after FS/CS goes low. The polarity of EOC or INT is
programmable.
This pin can also be used as a chain data input (CDI) when operated in daisy-chain mode.
FS/CS 11 8 I Frame sync signal for DSP (such as TMS320™ DSP) or chip select input for SPI.
IN[0:7] 1-7, 24 1-4, 21-
I Mux inputs
24
MUXOUT 22 19 O Mux output
REF+ 18 15 I External reference input
External reference ground (connect to AGND through an individual via on the printed-circuit-
REF– 19 16 —
board)
RESET 8 5 I External reset (active low)
SCLK 10 7 I SPI clock for serial interface
SDI 12 9 I SPI serial data in
SDO 13 10 O SPI serial data out
VA 17 14 — Analog supply, 2.7 V to 5.5 V
VBD 16 13 — Digital interface supply

ADS8331, ADS8332
8 Specifications
8.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted) (1)
MIN MAX UNIT
INX, MUXOUT, ADCIN, REF+ to AGND –0.3 VA + 0.3
COM, REF– to AGND –0.3 0.3
Voltage VA to AGND –0.3 7 V
VBD to DGND –0.3 7
AGND to DGND –0.3 0.3
Digital input voltage to DGND –0.3 VBD + 0.3 V
Digital output voltage to DGND –0.3 VBD + 0.3 V
4×4 Power dissipation (TJMax – TA) / RθJA W
VQFN-24
Package RθJA thermal impedance 47 °C/W
TSSOP-24 Power dissipation (TJMax – TA) / θJA W

Package RθJA thermal impedance 47 °C/W
Operating free-air temperature, TA –40 85 °C
Junction temperature, TJ Max 150 °C
Storage temperature range, Tstg –65 150 °C
(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated is not implied. Exposure to absolute-
maximum-rated conditions for extended periods may affect device reliability.
8.2 ESD Ratings

VALUE UNIT
(1)
Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ±2000
V(ESD) Electrostatic discharge Charged-device model (CDM), per JEDEC specification JESD22- V
±500
C101 (2)
(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
8.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)
MIN NOM MAX UNIT
VA Analog supply voltage 2.7 3 5.5 V
VBD Digital supply voltage 1.65 3 VA + 0.2 V
8.4 Thermal Information

ADS833x
THERMAL METRIC (1) RGE (VQFN) PW (TSSOP) UNIT
24 PINS 24 PINS
RθJA Junction-to-ambient thermal resistance 31.9 78.3 °C/W
RθJC(top) Junction-to-case (top) thermal resistance 29.2 12.1 °C/W
RθJB Junction-to-board thermal resistance 8.7 33.8 °C/W
ψJT Junction-to-top characterization parameter 0.3 0.3 °C/W
ψJB Junction-to-board characterization parameter 8.7 33.5 °C/W
RθJC(bot) Junction-to-case (bottom) thermal resistance 2.25 NA °C/W
(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report, SPRA953.

ADS8331, ADS8332
8.5 Electrical Characteristics: VA = 2.7 V

at TA = –40°C to 85°C, VA = 2.7 V, VBD = 1.65 V to 2.7 V, VREF = 2.5 V, and fSAMPLE = 500 kSPS (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
ANALOG INPUT
(1)
Full-scale input voltage INX – COM, ADCIN – COM 0 VREF V
INX, ADCIN AGND – 0.2 VA + 0.2
Absolute input voltage V
COM AGND – 0.2 AGND + 0.2
Input capacitance ADCIN 40 45 pF
Input leakage current Unselected ADC input ±1 nA
SYSTEM PERFORMANCE
Resolution 16 Bits
No missing codes 16 Bits
ADS8331I, ADS8332I –3 ±2 3
INL Integral linearity LSB (2)
ADS8331IB, ADS8332IB –2 ±1.2 2
ADS8331I, ADS8332I –1 ±0.6 2
DNL Differential linearity LSB (2)
ADS8331IB, ADS8332IB –1 ±0.6 1.5
EO Offset error (3) –0.5 ±0.15 0.5 mV
Offset error drift ±1 PPM/°C
Offset error matching –0.2 0.2 mV
EG Gain error –0.25 –0.06 0.25 %FSR
Gain error drift ±0.4 PPM/°C
Gain error matching –0.003 0.003 %FSR
Transition noise 28 μV RMS
PSRR Power-supply rejection ratio 74 dB
SAMPLING DYNAMICS
tCONV Conversion time 18 CCLK
tSAMPLE1 Manual-trigger mode 3
Acquisition time CCLK
tSAMPLE2 Auto-trigger mode 3
Throughput rate 500 kSPS
DYNAMIC CHARACTERISTICS
(4)
VIN = 2.5 VPP at 1 kHz –101
THD Total harmonic distortion dB
VIN = 2.5 VPP at 10 kHz –95
ADS8331I, ADS8332I 88
VIN = 2.5 VPP at 1 kHz
ADS8331IB, ADS8332IB 89
SNR Signal-to-noise ratio dB
ADS8331I, ADS8332I 86.5
ADS8331IB, ADS8332IB 87.5
ADS8331I, ADS8332I 87.5
ADS8331IB, ADS8332IB 88.5
SINAD Signal-to-noise + distortion dB
ADS8331I, ADS8332I 86
ADS8331IB, ADS8332IB 87
VIN = 2.5 VPP at 1 kHz 103
SFDR Spurious-free dynamic range dB
Crosstalk dB
VIN = 2.5 VPP at 100 kHz 108
INX – COM with MUXOUT tied to ADCIN 17
–3-dB small-signal bandwidth MHz
ADCIN – COM 30
(1) Ideal input span; does not include gain or offset error.
(2) LSB means least significant bit.
(3) Measured relative to an ideal full-scale input (INX – COM) of 2.5 V when VA = 2.7 V.
(4) Calculated on the first nine harmonics of the input frequency.

ADS8331, ADS8332
Electrical Characteristics: VA = 2.7 V (continued)

at TA = –40°C to 85°C, VA = 2.7 V, VBD = 1.65 V to 2.7 V, VREF = 2.5 V, and fSAMPLE = 500 kSPS (unless otherwise noted)
CLOCK
Internal conversion clock
10.5 11 12.2 MHz
frequency
Used as I/O clock only 25 MHz
SCLK external serial clock
Used as both I/O clock and conversion clock 1 21 MHz
EXTERNAL VOLTAGE REFERENCE INPUT
Input (REF+) – (REF–) 1.2 2.525
VREF reference V
range (5) (REF–) – AGND –0.1 0.1
(6)
Resistance Reference input 20 kΩ
DIGITAL INPUT/OUTPUT
Logic family CMOS
1.65 V < VBD < 2.5 V 0.8 × VBD VBD + 0.3
VIH High-level input voltage V
2.5 V ≤ VBD ≤ VA 0.65 × VBD VBD + 0.3
1.65 < VBD < 2.5 V –0.3 0.1 × VBD
VIL Low-level input voltage V
2.5 V ≤ VBD ≤ VA –0.3 0.25 × VBD
II Input current VIN = VBD or DGND –1 1 μA
CI Input capacitance 5 pF
VOH High-level output voltage VA ≥ VBD ≥ 1.65V, IO = 100 μA VBD – 0.6 VBD V
VOL Low-level output voltage VA ≥ VBD ≥ 1.65 V, IO = –100 μA 0 0.4 V
CO SDO pin capacitance Hi-Z state 5 pF
CL Load capacitance 30 pF
Data format Straight binary
POWER-SUPPLY REQUIREMENTS
VA Analog supply voltage (5) 2.7 3.6 V
VBD Digital I/O supply voltage 1.65 VA + 0.2 V
fSAMPLE = 500 kSPS 5.2 6.5
mA
fSAMPLE = 250 kSPS in Auto-NAP mode 3.2
IA Analog supply current
Nap mode, SCLK = VBD or DGND 325 400 μA
Deep PD mode, SCLK = VBD or DGND 50 250 nA
fSAMPLE = 500 kilobytes per second 0.1 0.4
IBD Digital I/O supply current mA
VA = 2.7 V, VBD = 1.65 V, fSAMPLE = 500 kSPS 14.2 18.2
Power dissipation VA = 2.7V, VBD = 1.65 V, fSAMPLE = 250 kSPS in Auto- mW
8.72
NAP mode
TEMPERATURE RANGE
TA Operating free-air temperature –40 85 °C
(5) The ADS8331, ADS8332 operates with VA from 2.7 V to 5.5 V, and VREF between 1.2 V and VA. However, the device may not meet the
specifications listed in the Electrical Characteristics when VA is from 3.6 V to 4.5 V.
(6) Can vary ±30%.

ADS8331, ADS8332
8.6 Electrical Characteristics: VA = 5 V

at TA = –40°C to 85°C, VA = 5 V, VBD = 1.65 V to 5 V, VREF = 4.096 V, and fSAMPLE = 500 kSPS (unless otherwise noted)
ANALOG INPUT
(1)
Full-scale input voltage INX – COM, ADCIN – COM 0 VREF V
INX, ADCIN AGND – 0.2 VA + 0.2
Absolute input voltage V
COM AGND – 0.2 AGND + 0.2
Input capacitance ADCIN 40 45 pF
Input leakage current Unselected ADC input ±1 nA
SYSTEM PERFORMANCE
Resolution 16 Bits
No missing codes 16 Bits
ADS8331I, ADS8332I –3 ±2 3
INL Integral linearity LSB (2)
ADS8331IB, ADS8332IB –2 ±1 2
ADS8331I, ADS8332I –1 ±1 2
DNL Differential linearity LSB (2)
ADS8331IB, ADS8332IB –1 ±0.5 1.5
EO Offset error (3) –1 ±0.23 1 mV
Offset error drift ±1 PPM/°C
Offset error matching –0.125 0.125 mV
EG Gain error –0.25 –0.06 0.25 %FSR
Gain error drift ±0.02 PPM/°C
Gain error matching –0.003 0.003 %FSR
Transition noise 30 μV RMS
PSRR Power-supply rejection ratio 78 dB
SAMPLING DYNAMICS
tCONV Conversion time 18 CCLK
tSAMPLE1 Manual-trigger mode 3
Acquisition time CCLK
tSAMPLE2 Auto-trigger mode 3
Throughput rate 500 kSPS
DYNAMIC CHARACTERISTICS
VIN = 4.096 VPP at 1 kHz –100
ADS8331I,
(4) –94
THD Total harmonic distortion VIN = 4.096 VPP at ADS8332I dB
10 kHz ADS8331IB,
–95
ADS8332IB
ADS8331I,
90.5
VIN = 4.096 VPP at ADS8332I
SNR Signal-to-noise ratio 1 kHz ADS8331IB, dB
91.5
ADS8332IB
VIN = 4.096 VPP at 10 kHz 88
ADS8331I,
90
VIN = 4.096 VPP at ADS8332I
SINAD Signal-to-noise + distortion 1 kHz ADS8331IB, dB
91
ADS8332IB
VIN = 4.096 VPP at 10 kHz 87
VIN = 4.096 VPP at 1 kHz 101
SFDR Spurious-free dynamic range dB
VIN = 4.096 VPP at 10 kHz 96
VIN = 4.096 VPP at 1 kHz 119
Crosstalk dB
VIN = 4.096 VPP at 100 kHz 107
INX – COM with MUXOUT tied to
22
–3-dB small-signal bandwidth ADCIN MHz
ADCIN – COM 40
(1) Ideal input span; does not include gain or offset error.
(2) LSB means least significant bit.
(3) Measured relative to an ideal full-scale input (INX – COM) of 4.096 V when VA = 5 V.
(4) Calculated on the first nine harmonics of the input frequency.

ADS8331, ADS8332
Electrical Characteristics: VA = 5 V (continued)

at TA = –40°C to 85°C, VA = 5 V, VBD = 1.65 V to 5 V, VREF = 4.096 V, and fSAMPLE = 500 kSPS (unless otherwise noted)
CLOCK
Internal conversion clock frequency 10.9 11.5 12.6 MHz
Used as I/O clock only 40
SCLK external serial clock Used as both I/O clock and conversion MHz
1 21
clock
EXTERNAL VOLTAGE REFERENCE INPUT
Input reference (REF+) – (REF–) 1.2 4.096 4.2

VREF V
range (5) (REF–) – AGND –0.1 0.1
(6)
Resistance Reference input 20 kΩ
DIGITAL INPUT/OUTPUT
Logic family CMOS
1.65 < VBD < 2.5 V 0.8 × VBD VBD + 0.3
VIH High-level input voltage V
2.5 V ≤ VBD ≤ VA 0.65 × VBD VBD + 0.3
1.65 < VBD < 2.5 V –0.3 0.1 × VBD
VIL Low-level input voltage V
2.5 V ≤ VBD ≤ VA –0.3 0.25 × VBD
II Input current VIN = VBD or DGND –1 1 µA
CI Input capacitance 5 pF
VOH High-level output voltage VA ≥ VBD ≥ 1.65 V, IO = 100 μA VBD – 0.6 VBD V
VOL Low-level output voltage VA ≥ VBD ≥ 1.65 V, IO = –100 μA 0 0.4 V
CO SDO pin capacitance Hi-Z state 5 pF
CL Load capacitance 30 pF
Data format Straight binary
POWER-SUPPLY REQUIREMENTS
VA Analog supply voltage (5) 4.5 5 5.5 V
VBD Digital I/O supply voltage 1.65 VA + 0.2 V
fSAMPLE = 500 kSPS 6.6 7.75
mA
IA Analog supply current Nap mode, SCLK = VBD or DGND 390 500 μA
Deep PD mode, SCLK = VBD or
80 250 nA
DGND
fSAMPLE = 500 kSPS 1.2 2
IBD Digital I/O supply current mA
VA = 5 V, VBD = 5 V, fSAMPLE = 500
39 48.75
kSPS
Power dissipation mW
VA = 5 V, VBD = 5 V, fSAMPLE = 250
24.5
kSPS in Auto-NAP mode
TEMPERATURE RANGE
TA Operating free-air temperature –40 85 °C
(5) The ADS8331, ADS8332 operates with VA from 2.7 V to 5.5 V, and VREF between 1.2 V and VA. However, the device may not meet the
specifications listed in the Electrical Characteristics when VA is from 3.6 V to 4.5 V.
(6) Can vary ±30%.

ADS8331, ADS8332
8.7 Timing Requirements: VA = 2.7 V

at TA = –40°C to 85°C, VA = 2.7 V, and VBD = 1.65 V (unless otherwise noted) (1) (2)
MIN NOM MAX UNIT
External, fCCLK = 1/2 fSCLK 0.5 10.5
fCCLK Frequency, conversion clock, CCLK MHz
Internal 10.5 11 12.2
tSU1 Setup time, rising edge of CS to EOC (3) Read while converting 1 CCLK
tH1 CS hold time with respect to EOC (3) Read while sampling 25 ns
tWL1 Pulse duration, CONVST low 40 ns
tWH1 Pulse duration, CS high 40 ns
tSU2 Setup time, rising edge of CS to EOS Read while sampling 25 ns
tH2 CS hold time with respect to EOS Read while converting 25 ns
tSU3 Setup time, falling edge of CS to first falling edge of SCLK 14 ns
tWL2 Pulse duration, SCLK low 17 tSCLK – tWH2 ns
tWH2 Pulse duration, SCLK high 12 tSCLK – tWL2 ns
I/O clock only 40
I/O and conversion clocks 47.6 1000
tSCLK Cycle time, SCLK I/O clock, daisy-chain mode 40 ns
I/O and conversion clocks,
47.6 1000
daisy-chain mode
tD1 Delay time, falling edge of SCLK to SDO invalid 10-pF load 8 ns
tD2 Delay time, falling edge of SCLK to SDO valid 10-pF load 35 ns
tD3 Delay time, falling edge of CS to SDO valid, SDO MSB output 10-pF load 35 ns
tSU4 Setup time, SDI to falling edge of SCLK 8 ns
tH3 Hold time, SDI to falling edge of SCLK 8 ns
tD4 Delay time, rising edge of CS to SDO 3-state 10-pF load 15 ns
tSU5 Setup time, last falling edge of SCLK before rising edge of CS 15 ns
tH4 Hold time, last falling edge of SCLK before rising edge of CS 2 ns
(4)
tSU6 Setup time, rising edge of SCLK to rising edge of CS 10 ns
tH5 (4) Hold time, rising edge of SCLK to rising edge of CS 2 ns
tD5 Delay time, falling edge of CS to deactivation of INT 10-pF load 40 ns
(1) All input signals are specified with tr = tf = 1.5 ns (10% to 90% of VBD) and timed from a voltage level of (VIL + VIH) / 2.
(2) See the timing diagrams.
(3) The EOC and EOS signals are the inverse of each other.
(4) Applies to the 5th or 17th rising SCLK when sending 4-bit or 16-bit commands, respectively, to the ADS8331, ADS8332.

ADS8331, ADS8332
8.8 Timing Characteristics: VA = 5 V

at TA = –40°C to 85°C, and VA = VBD = 5 V (unless otherwise noted) (1) (2)
MIN TYP MAX UNIT
External, fCCLK = 1/2 fSCLK 0.5 10.5
fCCLK Frequency, conversion clock, CCLK MHz
Internal 10.9 11.5 12.6
tSU1 Setup time, rising edge of CS to EOC (3) Read while converting 1 CCLK
tH1 CS hold time with respect to EOC (3) Read while sampling 20 ns
tWL1 Pulse duration, CONVST low 40 ns
tWH1 Pulse duration, CS high 40 ns
tSU2 Setup time, rising edge of CS to EOS Read while sampling 20 ns
tH2 CS hold time with respect to EOS Read while converting 20 ns
tSU3 Setup time, falling edge of CS to first falling edge of SCLK 8 ns
tWL2 Pulse duration, SCLK low 12 tSCLK – tWH2 ns
tWH2 Pulse duration, SCLK high 11 tSCLK – tWL2 ns
I/O clock only 25
I/O and conversion clocks 47.6 1000
tSCLK Cycle time, SCLK I/O clock, daisy-chain mode 25 ns
I/O and conversion clocks,
47.6 1000
daisy-chain mode
tD1 Delay time, falling edge of SCLK to SDO invalid 10-pF load 5 ns
tD2 Delay time, falling edge of SCLK to SDO valid 10-pF load 20 ns
tD3 Delay time, falling edge of CS to SDO valid, SDO MSB output 10-pF load 20 ns
tSU4 Setup time, SDI to falling edge of SCLK 8 ns
tH3 Hold time, SDI to falling edge of SCLK 8 ns
tD4 Delay time, rising edge of CS to SDO 3-state 10-pF load 10 ns
tSU5 Setup time, last falling edge of SCLK before rising edge of CS 10 ns
tH4 Hold time, last falling edge of SCLK before rising edge of CS 2 ns
(4)
tSU6 Setup time, rising edge of SCLK to rising edge of CS 10 ns
tH5 (4) Hold time, rising edge of SCLK to rising edge of CS 2 ns
tD5 Delay time, falling edge of CS to deactivation of INT 10-pF load 20 ns
(1) All input signals are specified with tr = tf = 1.5 ns (10% to 90% of VBD) and timed from a voltage level of (VIL + VIH) / 2.
(2) See the timing diagrams.
(3) The EOC and EOS signals are the inverse of each other.
(4) Applies to the 5th or 17th rising SCLK when sending 4-bit or 16-bit commands, respectively, to the ADS8331, ADS8332.
tWL1
CONVST
EOC
(active low)
tH1 tSU2
CS tSU5
tSCLK
SCLK
tD1 tD2 tD4

High-Z High-Z
SDO MSB MSB - 1 MSB - 2 MSB - 3 LSB + 1 LSB TAG2 TAG1 TAG0 '0' '0'
tD3 tSU4
SDI '1' '1' '0' '1' X X X X X X X

tH3
Figure 1. Read While Sampling (Shown With Manual-Trigger Mode)


ADS8331, ADS8332
CONVST
21 Conversion Clock Cycles

EOC
(active low)
tH2
tSU1
CS
tSU3 tWL2 tH4
SCLK
tWH2
tSU5
High-Z High-Z
SDO MSB MSB - 1 MSB - 2 MSB - 3 LSB TAG2 TAG1 TAG0
tD4
SDI '1' '1' '0' '1' X X X X X
Figure 2. Read While Converting (Shown With Auto-Trigger Mode at 500 kSPS)
tSU6
CS
tH5
tSU3
SCLK
tH3
SDI MSB MSB - 1 MSB - 2 LSB + 1 LSB Don’t Care
tD3 tD1 tD2 tD4
SDO MSB MSB - 1 MSB - 2 LSB + 1 LSB ‘0’
Figure 3. SPI I/O
CS
tH1
EOC
(active low)
tD5
INT
(active low)
Figure 4. Relationship among CS, EOC, and INT

ADS8331, ADS8332
8.9 Typical Characteristics: DC Performance

at TA = 25°C, VREF (REF+ – REF–) = 4.096 V when VA = VBD = 5 V or VREF (REF+ – REF–) = 2.5 V when VA = VBD = 2.7
V, fSCLK = 21 MHz, and fSAMPLE = 500 kSPS (unless otherwise noted)
3 3
VA = VBD = 2.7V VA = VBD = 5.0V
VREF = 2.500V VREF = 4.096V
2 2
1 1
ILE (LSB)
ILE (LSB)
0 0
-1 -1
-2 -2
-3 -3
0000h 4000h 8000h C000h FFFFh 0000h 4000h 8000h C000h FFFFh
Output Code Output Code
Figure 5. Integral Linearity Error vs Code Figure 6. Integral Linearity Error vs Code
3 3
VA = VBD = 2.7V VA = VBD = 5.0V
VREF = 2.500V VREF = 4.096V
2 2
1 1
DLE (LSB)
DLE (LSB)
0 0
-1 -1
-2 -2
-3 -3
0000h 4000h 8000h C000h FFFFh 0000h 4000h 8000h C000h FFFFh
Output Code Output Code
Figure 7. Differential Linearity Error vs Code Figure 8. Differential Linearity Error vs Code
8.0 500
7.5
VREF = 4.096V VREF = 4.096V
7.0 450
Nap Current (mA)
6.5 VREF = 2.500V

IA (mA)
VREF = 2.500V
6.0 400
5.5
5.0 350
4.5
4.0 300
2.7
2.8
2.9
3.0
3.1
3.2
3.3
3.4
3.5
3.6
4.5
4.6
4.7
4.8
4.9
5.0
5.1
5.2
5.3
5.4
5.5
2.7
2.8
2.9
3.0
3.1
3.2
3.3
3.4
3.5
3.6
4.5
4.6
4.7
4.8
4.9
5.0
5.1
5.2
5.3
5.4
5.5
VA (V) VA (V)
Figure 9. Analog Supply Current vs Analog Supply Voltage Figure 10. Analog Supply Current in NAP Mode vs
Analog Supply Voltage

ADS8331, ADS8332
Typical Characteristics: DC Performance (continued)

8 120
Deep Power-Down Current (nA)

100 VA = VBD = 5.0V
6 VA = VBD = 5.0V VREF = 4.096V
VREF = 4.096V
80
5
IA (mA)
4 60
3
40 VA = VBD = 2.7V
VA = VBD = 2.7V VREF = 2.500V
2
VREF = 2.500V
20
1
0 0
0 50 100 150 200 250 300 350 400 450 -50 -25 0 25 50 75 100
Sampling Rate (kHz) Temperature (°C)
Figure 11. Analog Supply Current vs Sampling Rate in Auto- Figure 12. Deep Power-Down Current vs Temperature
NAP Mode
12.2 4
3
D Gain (LSB relative to +25°C)
VA = VBD = 2.7V
11.7 2 VREF = 2.500V
VREF = 4.096V
Frequency (MHz)
VREF = 2.500V 1
11.2 0
-1 VA = VBD = 5.0V
VREF = 4.096V
10.7 -2
-3
10.2 -4
2.7
2.8
2.9
3.0
3.1
3.2
3.3
3.4
3.5
3.6
4.5
4.6
4.7
4.8
4.9
5.0
5.1
5.2
5.3
5.4
5.5
-50 -25 0 25 50 75 100

VA (V) Temperature (°C)
Figure 13. Internal Clock Frequency vs Figure 14. Change in Gain vs Temperature
Analog Supply Voltage
6 1.0
5 0.8
D Offset (LSB relative to +25°C)
4
DIA (mA relative to +25°C)
VA = VBD = 2.7V 0.6

3 VREF = 2.500V
0.4
2
1 0.2
VA = VBD = 2.7V
0 0 VREF = 2.500V
-1 -0.2
-2
VA = VBD = 5.0V -0.4
-3
VREF = 4.096V -0.6
-4 VA = VBD = 5.0V
-5 -0.8 VREF = 4.096V
-6 -1.0
-50 -25 0 25 50 75 100 -50 -25 0 25 50 75 100
Temperature (°C) Temperature (°C)
Figure 15. Change in Offset vs Temperature Figure 16. Change in Analog Supply Current vs
Temperature

ADS8331, ADS8332
Typical Characteristics: DC Performance (continued)

1.0 150
D Frequency (kHz relative to +25°C)

0.8 125
100
DIBD (mA relative to +25°C)
0.6 VA = VBD = 2.7V

VA = VBD = 2.7V 75 VREF = 2.500V
0.4
VREF = 2.500V 50
0.2 25
0 0
-0.2 -25
VA = VBD = 5.0V -50
-0.4 VREF = 4.096V VA = VBD = 5.0V
-75
-0.6 VREF = 4.096V
-100
-0.8 -125
-1.0 -150
-50 -25 0 25 50 75 100 -50 -25 0 25 50 75 100
Temperature (°C) Temperature (°C)
Figure 17. Change in Digital Supply Current vs Temperature Figure 18. Change in Internal Clock Frequency vs
Temperature
25
D Nap Current Relative to +25°C (mA)
VA = VBD = 2.7V
20 VREF = 2.500V
15
10
5
VA = VBD = 5.0V
0
VREF = 4.096V
-5
-10
-15
-20
-25
-50 -25 0 25 50 75 100
Temperature (°C)
Figure 19. Change in Analog Supply Current in NAP Mode vs Temperature

ADS8331, ADS8332
8.10 Typical Characteristics: AC Performance

VA = VBD = 2.7V VA = VBD = 5.0V

VREF = 2.500V VREF = 4.096V
4791 6336
1665 1643
1088
768
53 40 0 0
7FFD 7FFE 7FFF 8000 8001 7FFD 7FFE 7FFF 8000 8001
Code Code
Figure 20. Output Code Histogram for a DC Input Figure 21. Output Code Histogram for a DC Input
(8192 Conversions) (8192 Conversions)
0 0
VA = VBD = 2.7V VA = VBD = 5.0V
-20 VREF = 2.500V -20 VREF = 4.096V
-40 -40
Amplitude (dB)
Amplitude (dB)
-60 -60
-80 -80
-100 -100
-120 -120
-140 -140
-160 -160
0 50 100 150 200 250 0 50 100 150 200 250
Frequency (kHz) Frequency (kHz)
Figure 22. Frequency Spectrum Figure 23. Frequency Spectrum

(8192 Point FFT, fIN = 1.0376 kHz, –0.2 dB) (8192 Point FFT, fIN = 1.0376 kHz, –0.2 dB)
0 0
VA = VBD = 2.7V VA = VBD = 5.0V
-20 VREF = 2.500V -20 VREF = 4.096V
-40 -40
Amplitude (dB)
Amplitude (dB)
-60 -60
-80 -80
-100 -100
-120 -120
-140 -140
-160 -160
0 50 100 150 200 250 0 50 100 150 200 250
Frequency (kHz) Frequency (kHz)
Figure 24. Frequency Spectrum Figure 25. Frequency Spectrum

(8192 Point FFT, fIN = 10.0708 kHz, –0.2 dB) (8192 Point FFT, fIN = 10.0708 kHz, –0.2 dB)

ADS8331, ADS8332
Typical Characteristics: AC Performance (continued)

93 95
fIN = 1.03760kHz, -0.2dB VA = VBD = 5.0V
92 VA = VBD = 5.0V VREF = 4.096V
VREF = 4.096V
91 90
SINAD (dB)
SNR (dB)
90
VA = VBD = 2.7V
VREF = 2.500V
89 85
88 VA = VBD = 2.7V
VREF = 2.500V
87
80
-50 -25 0 25 50 75 100 1 10 100 250
Temperature (°C) fIN (kHz)
Figure 26. Signal-to-Noise + Distortion vs Temperature Figure 27. Signal-to-Noise Ratio vs

Input Frequency
-65 105
VA = VBD = 2.7V
-70 100 VREF = 2.500V
-75 95
-80 90
SFDR (dB)
THD (dB)
VA = VBD = 5.0V VA = VBD = 5.0V

-85 85 VREF = 4.096V
VREF = 4.096V
-90 80
-95 75
VA = VBD = 2.7V
-100 VREF = 2.500V 70
-105 65
1 10 100 250 1 10 100 250
fIN (kHz) fIN (kHz)
Figure 28. Total Harmonic Distortion vs Input Frequency Figure 29. Spurious-Free Dynamic Range vs Input
Frequency
95 16.0
VA = VBD = 5.0V VA = VBD = 5.0V
VREF = 4.096V 15.5
VREF = 4.096V
90
15.0
14.5
85
ENOB (Bits)
SINAD (dB)
VA = VBD = 2.7V 14.0

VREF = 2.500V
80 13.5
VA = VBD = 2.7V
13.0 VREF = 2.500V
75
12.5
12.0
70
11.5
65 11.0
1 10 100 250 1 10 100 250
fIN (kHz) fIN (kHz)
Figure 30. Signal-to-Noise + Distortion vs Input Frequency Figure 31. Effective Number of Bits vs Input Frequency

ADS8331, ADS8332
Typical Characteristics: AC Performance (continued)

95 -95
VRIPPLE = 0.5VPP
90
VA = VBD = 2.7V -100
85 VREF = 2.500V
80
-105
75
Crosstalk (dB)
PSRR (dB)
70 -110 VA = VBD = 5.0V

65 VREF = 4.096V
VA = VBD = 5.0V
60 -115
VREF = 4.096V
55
-120
50
45 VA = VBD = 2.7V
-125
40 VREF = 2.500V
35 -130
0.1 1 10 100 500 1 10 100 250
Ripple Frequency (kHz) fIN (kHz)
Figure 32. Power-Supply Rejection Ratio vs Power-Supply Figure 33. Crosstalk vs Input Frequency
Ripple Frequency

ADS8331, ADS8332
9 Detailed Description
9.1 Overview
The ADS833x is a high-speed, low-power, successive approximation register (SAR) analog-to-digital converter
(ADC) that uses an external reference. The architecture is based on charge redistribution, which inherently
includes a sample/hold function.
The ADS833x has an internal clock that is used to run the conversion. However, the ADS833x can be
programmed to run the conversion based on the external serial clock (SCLK).
The analog input to the ADS833x is provided to two input pins: one of the INX input channels and the shared
COM pin. When a conversion is initiated, the differential input on these pins is sampled on the internal capacitor
array. While a conversion is in progress, both INX and COM inputs are disconnected from any internal function.
The ADS8331 has four analog inputs while the ADS8332 has eight inputs. All inputs share the same common
pin, COM. Both the ADS8331 and ADS8332 can be programmed to select a channel manually or can be
programmed into the auto channel select mode to sweep through the input channels automatically.
9.2 Functional Block Diagram
MUXOUT ADCIN Output

SAR SDO
Latch
IN[0:3] M
and
or U 3-State
IN[0:7] X Driver
+
_ CDAC
FS/CS
Comparator SCLK
COM Conversion
and SDI
REF+ Control CONVST
REF- Logic EOC/INT/CDI
RESET
9.3 Feature Description
9.3.1 Signal Conditioning

The ADS833x has the flexibility to add signal conditioning between the MUXOUT and ADCIN pins, such as a
programmable gain amplifier (PGA) or filter. This feature reduces the system component count and cost because
each input channel does not require separate signal conditioning circuits, especially if the source impedance
connected to each channel is similar in value.
9.3.2 Analog Input

When the converter enters the hold mode, the voltage difference between the INX and COM inputs is captured
on the internal capacitor array. The voltage on the COM pin is limited from (AGND – 0.2 V) to (AGND + 0.2 V).
This limitation allows the ADS833x to reject small signals that are common to both the INX and COM inputs. The
INX inputs have a range of –0.2 V to (VA + 0.2 V). The input span of (INX – COM) is limited to 0 V to VREF.
The peak input current through the analog inputs depends upon a number of factors: reference voltage, sample
rate, input voltage, and source impedance. The current flowing into the ADS833x charges the internal capacitor
array during the sample period. After this capacitance has been fully charged, there is no further input current.
The source of the analog input voltage must be able to charge the maximum input capacitance (45 pF) to a 16-
bit settling level within the minimum acquisition time (238 ns). When the converter goes into hold mode, the input
impedance is greater than 1 GΩ.

ADS8331, ADS8332
Feature Description (continued)

Take care when regarding the absolute analog input voltage. To maintain linearity of the converter, the INX
inputs, the COM input, and the input span of (INX – COM) should be within the limits specified. If these inputs are
outside of these ranges, the linearity of the converter may not meet specifications. To minimize noise, low-
bandwidth input signals with low-pass filters should be used. Ensure that the output impedance of the sources
driving the INX and COM inputs are matched, as shown in Figure 34. If this matching is not observed, the two
inputs could have different settling times, which may result in an offset error, gain error, and linearity error that
change with temperature and input voltage.
MUXOUT ADCIN
Device in Hold Mode; Last Input Sampled from IN0
ESD
ESD 40W 40pF
50W
ESD
IN0 ESD
50W 4pF
INX ESD
40pF AGND
55W VA
COM ESD AGND
Figure 34. Input Equivalent Circuit
9.3.2.1 Driver Amplifier Choice

To take advantage of the high sample rate offered by the ADS833x, the analog inputs to the converter should be
driven with low-noise operational amplifiers (op amps), such as the OPA365, OPA211, OPA827, or THS4031. TI
recommends a RC filter at each of the input channels to low-pass filter noise generated by the input driving
sources. These channels can accept unipolar signals with voltages between INX and COM in the range of 0 V to
VREF. If RC filters are not used between the op amps and the input channels, the minimum –3-dB bandwidth
required by the driving op amps for the sampled signals to settle to within 1/2 LSB of the final voltage can be
calculated using Equation 1:
(n + 1) ´ ln(2)
f-3dB ³
2p ´ tSAMPLE_MIN
where
• n = resolution of the converter (n = 16 for the ADS833x).
• tSAMPLE_MIN = minimum acquisition time. (1)
The minimum value of tSAMPLE in Electrical Characteristics: VA = 2.7 V and Electrical Characteristics: VA = 5 V is
238 ns (3 CCLKs with the internal oscillator at 12.6 MHz). Substituting these values for n and tSAMPLE_MIN into
Equation 1 shows f–3 dB must be at least 7.9 MHz. This bandwidth can be relaxed if the acquisition time is
increased or an RC filter is added between the driving operational amplifier and the corresponding input channel
(see Texas Instruments' Application Report, Determining Minimum Acquisition Times for SAR ADCs When a
Step Function is Applied to the Input (SBAA173) and associated references for additional information, available
for download at www.ti.com). The OPA365 used in the source-follower (unity-gain) configuration is shown in
Figure 35 with recommended values for the RC filter.
Input Signal MUXOUT ADCIN 5V

(0V to 4V)
20W VA
OPA365 INX ADS8331
ADS8332
1000pF
COM
Figure 35. Unipolar Input Drive Configuration

ADS8331, ADS8332
Feature Description (continued)

9.3.2.2 Bipolar to Unipolar Driver
In systems where the input signal is bipolar, op amps such as the OPA365 and OPA211 can be used in the
inverting configuration with a DC bias applied to the noninverting input to keep the input signal to the ADS833x
within its rated operating voltage range. TI also recommends this configuration when the ADS833x is used in
signal-processing applications where good SNR and THD performance is required. The DC bias can be derived
from low-noise reference voltage ICs such as the REF5025 or REF5040. The input configuration shown in
Figure 36 is capable of delivering better than 91-dB SNR and –99-dB THD at an input frequency of 1 kHz. If
bandpass filters are used to filter the input to the driving operational amplifier, the signal swing at the input of the
bandpass filter should be small enough to minimize the distortion introduced by the filter. In these cases, the gain
of the circuit shown in Figure 36 can be increased to maintain a large enough input signal to the ADS833x to
keep the system SNR as high as possible.
MUXOUT ADCIN 5V
2.048VDC
20W VA
OPA211 INX ADS8331
600W
ADS8332
1000pF
Input Signal
COM
(-2V to +2V) 600W
Figure 36. Bipolar Input Drive Configuration
9.4 Device Functional Modes
9.4.1 Reference
The ADS833x can operate with an external reference with a range from 1.2 V to 4.2 V. A clean, low-noise
reference voltage on this pin is required to ensure good converter performance. A low-noise band-gap reference
such as the REF5025 or REF5040 can be used to drive this pin. A 10-μF ceramic bypass capacitor is required
between the REF+ and REF– pins of the converter. This capacitor should be placed as close as possible to the
pins of the device. The REF– pin should not be connected to the AGND pin of the converter; instead, the REF–
pin must be connected to the analog ground plane with a separate via.
9.4.2 Converter Operation

The ADS833x has an internal oscillator that can be used as the conversion clock (CCLK) source. The minimum
frequency of this oscillator is 10.5 MHz. The internal oscillator is only active during the conversion period unless
the converter is using Auto-Trigger or Auto-NAP modes. The minimum acquisition, sampling time for the
ADS833x is 3 CCLKs (250 ns with a 12-MHz conversion clock), while the minimum conversion time is 18 CCLKs
(1500 ns with a 12-MHz conversion clock).
As shown in Figure 37, the ADS833x can also be programmed to run conversions using the external serial clock
(SCLK). This feature allows system designers to achieve system synchronization. Each rising edge of SCLK
toggles the state of the conversion clock (CCLK), which reduces the frequency of SCLK by a factor of two before
it is used as CCLK. For example, a 21-MHz SCLK provides a 10.5-MHz CCLK. If the start of a conversion must
occur on a specific rising edge of SCLK when the external serial clock is used for the conversion clock (and
Manual-Trigger mode is enabled), a minimum setup time of 20 ns between the falling edge of CONVST and the
rising edge of SCLK must be met. This timing ensures the conversion is completed in 18 CCLKs (36 SCLKs).
The duty cycle of SCLK is not critical, as long as the minimum high and low times (11 ns for VA = 5 V) are
satisfied. Because the ADS833x is designed for high-speed applications, a high-frequency serial clock must be
supplied to maintain the high throughput of the interface. This requirement can be accomplished if the period of
SCLK is at most 1 μs when SCLK is used as the conversion clock (CCLK). The 1-μs maximum period for SCLK
is also set by the leakage of charge from the capacitors in the capacitive digital-to-analog converter (CDAC)
block in the ADS833x. If SCLK is used as the conversion clock, the SCLK source must have minimal rise, fall
times and low jitter to provide the best converter performance.

ADS8331, ADS8332
Device Functional Modes (continued)
CFR_D10
Conversion Clock =1 Oscillator

(CCLK)
SPI Serial
Clock (SCLK)
=0 Divide by 2
Figure 37. Conversion Clock Source
9.4.2.1 Manual Channel Select Mode

Manual Channel Select mode is enabled through the Configuration register (CFR) by setting the CFR_D11 bit to
0 (see Table 5). The acquisition process starts with selecting an input channel. This selection is done by writing
the desired channel number to the Command register (CMR); see Table 4 for further details. The associated
timing diagram is shown in Figure 38.
CS
SCLK
< 30ns
Mux switch CHOLD CHNEW
Figure 38. Manual Channel Select Timing
9.4.2.2 Auto Channel Select Mode

Channel selection can also be done automatically if Auto Channel Select mode (default) is enabled (CFR_D11 =
1). If the device is programmed for Auto Channel Select mode, then signals from all channels are acquired in a
fixed order. In Auto Channel Select mode, the first conversion after entering this mode is always from the
channel of the last conversion completed before this mode is enabled. The channels are then sequentially
scanned up to and including the last channel (that is, channel 3 for the ADS8331 and channel 7 for the
ADS8332) and then back to the channel that started the sequence. For example, if the last channel used in the
conversion before enabling Auto Channel Select mode was channel 2, the sequence for the ADS8332 would be:
2, 3, 4, 5, 6, 7, 2, and so forth, as shown in Figure 39. If the last channel in Manual Channel Select mode
happened to be channel 7, the sequence would be: 7, 7, 7, and so forth. Figure 40 shows when the next channel
in the sequence activates during Auto Channel Select mode. This timing allows the next channel to settle before
it is acquired. This automatic sequencing stops the cycle after CFR_D11 is set to 0.

ADS8331, ADS8332
Manual Channel Select Channel 2
Enable Auto Channel Select

Conversion Start is Automatic or Manual
Manual- or Auto-Trigger Mode
Ch 2
Ch 7 Ch 3
Ch 6 Ch 4
Ch 5
Figure 39. Auto Channel Select for the ADS8332
CCLK
EOC 1 CCLK Minimum

(active low)
Channel # N-1 N
Figure 40. Channel-Number Update in Auto Channel Select Mode Timing

ADS8331, ADS8332

9.4.2.3 Start of a Conversion
The end of acquisition is the same as the start of a conversion. This process is initiated by bringing the CONVST
pin low for a minimum of 40 ns. After the minimum requirement has been met, the CONVST pin can be brought
high. CONVST acts independently of FS/CS so it is possible to use one common CONVST for applications that
require simultaneous sample/hold with multiple converters. The ADS833x switches from sample to hold mode on
the falling edge of the CONVST signal. The ADS833x requires 18 conversion clock (CCLK) cycles to complete a
conversion. The conversion time is equivalent to 1500 ns with a 12-MHz internal clock. The minimum time
between two consecutive CONVST signals is 21 CCLKs.
A conversion can also be initiated without using CONVST if the ADS833x is programmed for Auto-Trigger mode
(CFR_D9 = 0). When the converter is configured in this mode, and with CFR_D8 = 0, the next conversion is
automatically started three conversion clocks (CCLK) after the end of a conversion. These three conversion
clocks (CCLK) are used for the acquisition time. In this case, the time to complete one acquisition and
conversion cycle is 21 CCLKs. Table 1 summarizes the different conversion modes.
Table 1. Different Types of Conversion

MODE SELECT CHANNEL START CONVERSION
Auto Channel Select (1) Auto-Trigger Mode
Automatic No need to write channel number to CMR. Use internal sequencer for ADS833x. Start a conversion based on conversion
clock CCLK
Manual Channel Select Manual-Trigger Mode
Manual
Write channel number to CMR Start a conversion with CONVST
(1) Auto channel select should be used with Auto-Trigger mode and TAG bit output enabled.
Manual Channel select with Auto-Trigger mode enabled is generally used when continuous conversions from a
single channel are desired. In this mode, cycling the input mux to change the channel requires that conversions
are halted by setting the converter to Manual-Trigger mode. When the proper input channel is selected, the
converter can be placed back to Auto-Trigger mode to continue continuous conversions from the new channel.
9.4.2.4 Status Output Pin (EOC/INT)

The status output pin is programmable. It can be used as an EOC output (CFR_D[7:6] = 11) where the low time
is equal to the conversion time. When the status pin is programmed as EOC and the polarity is set as active low,
the pin works in the following manner: the EOC output goes low immediately following CONVST going low with
Manual-Trigger mode enabled. EOC stays low throughout the conversion process and returns high when the
conversion has ended. If Auto-Trigger mode is enabled, the EOC output remains high for three conversion clocks
(CCLK) after the previous rising edge of EOC.
This status pin can also be used as an interrupt output, INT (CFR_D[7:6] = 10), which is set low at the end of a
conversion, and is brought high (cleared) by the next read cycle. The polarity of this pin, whether used as EOC
or INT, is programmable through the CFR_D7 bit.

ADS8331, ADS8332
9.4.2.5 Power-Down Modes and Acquisition Time

There are three power-down modes that reduce power dissipation: Nap, Deep, and Auto-NAP. The first two, Nap
and Deep Power-Down modes, are enabled or disabled by bits CFR_D3 and CFR_D2, respectively, in the
Configuration register (see Table 5 for details).
Deep Power-Down mode provides maximum power savings. When this mode is enabled, the analog core in the
converter is shut down, and the analog supply current falls from 6.6 mA (VA = 5 V) to 1 μA in 2 μs. The wake-up
time from Deep Power-Down mode is 1 μs. The device can wake up from Deep Power-Down mode by either
disabling this mode, issuing the wake-up command, loading the default value into the CFR, or performing a reset
(either with the software reset command, CFR_D0 bit, or the external reset). See Table 4 and Table 5 along with
the Reset Function section for further information.
In Nap Power-Down mode, the bias currents for the analog core of the device are significantly reduced. Because
the bias currents are not completely shut off, the ADS833x can wake up from this power-down mode much faster
than from Deep Power-Down mode. After Nap Power-Down mode is enabled, the analog supply current falls
from 6.6 mA (VA = 5 V) to 0.39 mA in 200 ns. The wake-up time from this mode is three conversion clock cycles
(CCLK). The device can wake up from Nap Power-Down mode in the same manner as waking up from Deep
Power-Down mode.
The third power-down mode, Auto-NAP, is enabled or disabled by bit CFR_D4 in the Configuration register (see
Table 5 for details). Once this mode is enabled, the device is controlled by the digital core logic on the chip. The
device is automatically placed into Nap Power-Down mode after the next end of conversion (EOC). The analog
supply current falls from 6.6mA (VA = 5 V) to 0.39 mA in 200 ns. A conversion start wakes up the device in three
conversion clock cycles. Issuing the wake-up command, loading the default value into the CFR, disabling Auto-
NAP Power-Down mode, issuing a manual channel select command, or resetting the device can wake the
ADS833x from Auto-NAP Power-Down mode. A comparison of the three power-down modes is listed in Table 2.
Table 2. Comparison of Power-Down Modes

POWER
TYPE OF POWER- POWER-DOWN
CONSUMPTION POWER-DOWN TIME WAKEUP BY: WAKE-UP TIME ENABLE
DOWN BY:
(VA = 5 V)
Normal operation 6.6 mA — — — — —
Deep power-down 1 μA Setting CFR_D2 2 μs Wakeup command 1011b 1 μs Set CFR_D2
Nap power-down 0.39 mA Setting CFR_D3 200 ns Wakeup command 1011b 3 CCLKs Set CFR_D3
Auto-NAP power- EOC (end of CONVST, any channel select command, default
0.39 mA 200 ns 3 CCLKs Set CFR_D4
down conversion) command 1111b, or wakeup command 1011b.
The default acquisition time is three conversion clock (CCLK) cycles. Figure 41 shows the timing diagram for
CONVST, EOC, and Auto-NAP power-down signals in Manual-Trigger mode. As shown in the diagram, the
device wakes up after a conversion is triggered by the CONVST pin going low. However, a conversion is not yet
started at this time. The conversion start signal to the analog core of the chip is internally generated no less than
six conversion clock (CCLK) cycles later, to allow at least three CCLKs for wake up and three CCLKs for
acquisition. The ADS833x enters Nap Power-Down mode one conversion cycle after the end of conversion
(EOC).
CCLK
CONVST
CONVST_OUT
3 + 3 = 6 Cycles
(internal) 1 Cycle
NAP_ACTIVE
(internal)
EOC
(active low)
Figure 41. Timing for CONVST, EOC, and Auto-NAP Power-Down Signals in Manual-Trigger Mode (Three
Conversion Clock Cycles for Acquisition)

ADS8331, ADS8332
The ADS833x can support sampling rates of up to 500 kSPS in Auto-Trigger mode. This rate is selectable by
programming the CFR_D8 bit in the Configuration register. In 500-kSPS mode, consecutive conversion start
pulses to the analog core are generated 21 conversion clock cycles apart. In 250-kSPS mode, consecutive
conversion-start pulses are 42 conversion clock cycles apart. The Nap and Deep Power-Down modes are
available with either sampling rate; however, Auto-NAP mode is available only with a sampling rate of 250 kSPS
when Auto-Trigger mode is enabled. The analog core cannot be powered down when the Auto-NAP mode
sampling rate is 500 kSPS because at that rate, there is no period of time when the analog core is not actively
being used.
Figure 42 shows the timing diagram for conversion start and Auto-NAP power-down signals for a 250-kSPS
sampling rate in Auto-Trigger mode. For a 16-bit ADC output word, consecutive new conversion start pulses are
generated 2 × (18 + 3) cycles apart. NAP_ACTIVE (the signal to power down the analog core in Nap and Auto-
NAP modes) goes low six (3 + 3) conversion clock cycles before the conversion start falling edge, thus powering
up the analog core. It takes three conversion clock cycles after NAP_ACTIVE goes low to power up the analog
core. The analog core is powered down a cycle after the end of a conversion. For a 16-bit ADC with a 500-kSPS
sampling rate and three conversion clock cycle sampling, consecutive conversion start pulses are generated 21
conversion clock cycles apart.
1 2 3 19 20 21 37 38 42 43
CCLK
CONVST_OUT
(internal)
EOC
(active low)
NAP_ACTIVE
(internal)
Figure 42. Timing for Conversion Start and Auto-NAP Power-Down Signals in Auto-Trigger Mode (250-
kSPS Sampling and Three Conversion Clock Cycles for Acquisition)
Timing diagrams for reading from the ADS833x with various trigger and power-down modes are shown in
Figure 43 through Figure 45. The total (acquisition + conversion) times for the different trigger and power-down
modes are listed in Table 3.
Table 3. Total Acquisition + Conversion Times

MODE ACQUISITION + CONVERSION TIME
Auto-Trigger at 500 kSPS = 21 CCLK
Manual-Trigger ≥ 21 CCLK
Manual-Trigger with Deep Power Down ≥ 4 SCLK + 1 μs + 3 CCLK + 18 CCLK + 16 SCLK + 2 μs
Manual-Trigger with Nap Power Down ≥ 4 SCLK + 3 CCLK + 3 CCLK + 18 CCLK + 16 SCLK + 200 ns
≥ 4 SCLK + 3 CCLK + 3 CCLK + 18 CCLK + 1 CCLK + 200 ns (using wakeup to resume)
Manual-Trigger with Auto-NAP Power Down
≥ 3 CCLK + 3 CCLK + 18 CCLK + 1 CCLK + 200 ns (using CONVST to resume)

ADS8331, ADS8332
CONVST N (N+1)
EOC
EOC
EOS
EOS
EOC
Conversion N Sample (N + 1) Conversion (N + 1)
(active low)
tH2 tSU1
Read While Converting
CS
Read Result (N - 1)
Read While Sampling tSU2

tH1
CS
Read Result N
Figure 43. Read While Converting vs Read While Sampling (Manual-Trigger Mode)
BLANKSPACE
CONVST N (N+1)
EOC
EOC
EOS
EOS
Note Note
Converter State Wakeup Sample N Conversion N (1) Power-Down Wakeup Sample (N + 1) Conversion (N + 1) (1) Power-Down
³ 3 CCLK = 18 CCLK ³ 3 CCLK = 18 CCLK
tH2 tH2
Read While Converting
Note Read Result Note Note Read Result Note
CS (2) (N - 1) (3) (2)
N (3)
tSU2 tSU2
Read While Sampling
Note Read Result Note Note Read Result Note
CS (2) (N - 1) (3) (2) N (3)
(1) Converter is in acquisition mode between end of conversion and activation of Nap or Deep Power-Down mode.
(2) Command on SDI pin to wake-up converter (minimum of four SCLKs).
(3) Command on SDI pin to place converter into Nap or Deep Power-Down mode (minimum of 16 SCLKs).
Figure 44. Read While Converting vs Read While Sampling With Nap or Deep Power Down
(Manual-Trigger Mode)

ADS8331, ADS8332
MANUAL TRIGGER CASE 1 (Wakeup Using CONVST): tWL1
CONVST N (N+1)
EOC
(active low)
EOC
EOC
EOS
EOS
Note Note
³ 6 CCLK ³ 6 CCLK
Read While Converting tH2 tSU1 tH2 tSU1
Read Result Read Result
CS (N - 1) N
Read While Sampling tSU2 tSU2

Read Result Read Result
CS (N - 1) N
MANUAL TRIGGER CASE 2 (Wakeup Using Wakeup Command): tWL1
CONVST N (N+1)
EOC
(active low)
EOC
EOC
EOS
EOS
Note Note
Read While Converting tH2 tSU1 tH2 tSU1

Note Read Result Note Read Result
CS (2) (N - 1) (2) N
Read While Sampling tSU2 tSU2

Note Read Result Note Read Result
CS (2) (N - 1) (2) N
(1) Time between end of conversion and Nap Power Down mode is 1 CCLK.
(2) Command on SDI to wake-up converter (minimum of four SCLKs).
Figure 45. Read While Converting vs Read While Sampling With Auto-NAP Power Down
9.5 Programming
9.5.1 Digital Interface

The serial interface is designed to accommodate the latest high-speed processors with an SCLK frequency of up
to 40 MHz (VA = VBD = 5 V). Each cycle starts with the falling edge of FS/CS. The internal data register content,
which is made available to the output register at the end of conversion, is presented on the SDO output pin on
the falling edge of FS/CS. The first bit is the most significant bit (MSB). The output data bits are valid on the
falling edge of SCLK with the tD2 delay (see the Timing Requirements: VA = 2.7 V and Timing Characteristics:
VA = 5 V) so that the host processor can read the data on the falling edge. Serial data input is also read on the
falling edge of SCLK.
The complete serial I/O cycle starts after the falling edge of FS/CS and ends 16 falling edges of SCLK later (see
NOTE). The serial interface works with CPOL = 1, CPHA = 0. This setting means the falling edge of FS/CS may
fall while SCLK is high. The same timing relaxation applies to the rising edge of FS/CS where SCLK may be high
or low as long as the last SCLK falling edge happens before the rising edge of FS/CS.

ADS8331, ADS8332
Programming (continued)
NOTE
There are cases where a cycle can be anywhere from 4 SCLKs up to 24 SCLKs,
depending on the read mode combination. See Table 4 for details.
9.5.1.1 Internal Register

The internal register consists of two parts: four bits for the Command register (CMR) and 12 bits for the
Configuration register (CFR).
Table 4. Command Set Defined by Command Register (CMR) (1)

WAKE UP MINIMUM
D[15:12] HEX COMMAND D[11:0] FROM AUTO- SCLKs R/W
NAP REQUIRED
0000b 0h Select analog input channel 0 Don't care Y 4 W
0100b 4h Select analog input channel 4 (2) Don't care Y 4 W
(2)
1000b 8h Reserved Reserved — — —
1001b 9h Reserved Reserved — — —
1010b Ah Reserved Reserved — — —
1011b Bh Wake up Don't care Y 4 W
1100b Ch Read CFR Don't care — 16 R
1101b Dh Read data Don't care — 16 R
1110b Eh Write CFR CFR Value — 16 W
Default mode
1111b Fh Don't care Y 4 W
(load CFR with default value)
(1) The first four bits from SDO after the falling edge of FS/CS are the four MSBs from the previous conversion result. The next 12 bits from
SDO are the contents of the CFR.
(2) These commands apply only to the ADS8332; they are reserved (not available) for the ADS8331.

ADS8331, ADS8332
9.5.2 Writing to the Converter

There are two different types of writes to the register: a 4-bit write to the CMR and a full 16-bit write to the CMR
plus CFR. The command set is listed in Table 4 and the configuration register map is listed in Table 5. A simple
command requires only four SCLKs; the write takes effect on the fourth falling edge of SCLK. A 16-bit write or
read takes at least 16 SCLKs (see Table 7 for exceptions that require more than 16 SCLKs).
9.5.2.1 Configuring the Converter and Default Mode

The converter can be configured with command 1110b (write to the CFR) or command 1111b (default mode). A
write to the CFR requires a 4-bit command followed by 12 bits of data. A 4-bit command takes effect on the
fourth falling edge of SCLK. A write to the CFR takes effect on the 16th falling edge of SCLK.
The CFR default value for each bit is 1. The default values are applied to the CFR after issuing command 1111b
or when the device is reset with a power-on reset (POR), software reset, or external reset using the RESET pin
(see the Reset Function section).
The communication protocol of the ADS833x is full duplex. That is, data are transmitted to and from the device
simultaneously. For example, the input mux channel can be changed via the SDI pin while data are being read
through the SDO pin. All commands, except Read CFR, output conversion data on the SDO pin. If a Read CFR
command is issued, the Read Data command can then be used to read back the conversion result.
9.5.3 Reading the Configuration Register

The host processor can read back the value programmed in the CFR by issuing command 1100b. The timing is
similar to reading a conversion result except CONVST is not used. There is also no activity on the EOC/INT pin.
The CFR value readback contains the first four bits (MSBs) of the previous conversion data plus the 12-bit CFR
contents.
Table 5. Configuration Register (CFR) Map

CFR SDI BIT
DEFINITION BIT = 0 BIT = 1
(Default = FFFh)
Channel select mode Manual channel select enabled. Use channel Auto channel select enabled. Channels are
D11 select commands to access a desired sampled and converted sequentially until the
channel. cycle after this bit is set to 0.
D10 Conversion clock (CCLK) source select Conversion clock (CCLK) = SCLK / 2 Conversion clock (CCLK) = internal OSC
Trigger (conversion start) select: start
Auto-Trigger: conversions automatically start
conversion at the end of sampling (EOS). If Manual-Trigger: conversions manually start
D9 three conversion clocks after EOC at 500
D9 = 0 and D8 = 0, the D4 setting is on falling edge of CONVST
kSPS
ignored.
D8 Sample rate for Auto-Trigger mode 500kSPS (21 CCLKs) 250 kSPS (42 CCLKs)
Pin 10 polarity select when used as an
D7 EOC/INT active high EOC/INT active low
output (EOC/INT)
Pin 10 function select when used as an
D6 Pin used as INT Pin used as EOC
output (EOC/INT)
Pin 10 I/O select for daisy-chain mode Pin 10 is used as CDI input
D5 Pin 10 is used as EOC/INT output
operation (daisy-chain mode enabled)
Auto-NAP Power-Down enable or disable.
Auto-NAP Power-Down mode enabled (not
D4 This bit setting is ignored if D9 = 0 and D8 Auto-NAP Power-Down mode disabled
activated)
=0.
Nap Power Down. This bit is set to 1 Nap Power-Down disabled
D3 Nap Power-Down enabled
automatically by wake-up command. (resume normal operation)
Deep Power Down. This bit is set to 1 Deep Power-Down disabled
D2 Deep Power-Down enabled
automatically by wake-up command. (resume normal operation)
TAG bit output enabled. TAG bits appear
D1 TAG bit output enable TAG bit output disabled
after conversion data
D0 Software reset System reset, returns to 1 automatically Normal operation

ADS8331, ADS8332
9.5.4 Reading the Conversion Result

The conversion result is available to the input of the output data register (ODR) at EOC and presented to the
output of the output register at the next falling edge of FS/CS. The host processor can then shift the data out
through the SDO pin at any time except during the quiet zone. This duration is 20 ns before and 20 ns after the
end of sampling (EOS) period. End of sampling (EOS) is defined as the falling edge of CONVST when Manual-
Trigger mode is used or the end of the third conversion clock (CCLK) after EOC if Auto-Trigger mode is used.
The falling edge of FS/CS should not be placed at the precise moment at the end of a conversion (by default
when EOC goes high). Otherwise, the data could be corrupt. If FS/CS is placed before the end of a conversion,
the previous conversion result is read. If FS/CS is placed after the end of a conversion, the current conversion
result is read.
The conversion result is 16-bit data in straight binary format as shown in Table 6. Generally 16 SCLKs are
necessary, but there are exceptions when more than 16 SCLKs are required (see Table 7). Data output from the
serial output (SDO) is left-adjusted MSB first. The trailing bits are filled with three TAG bits first (if enabled) plus
all 0s. SDO remains low until FS/CS is brought high again.
SDO is active when FS/CS is low. The rising edge of FS/CS 3-states the SDO output.
NOTE
Whenever SDO is not in 3-state (that is, when FS/CS is low and SCLK is running), a
portion of the conversion result is output at the SDO pin. The number of bits depends on
how many SCLKs are supplied. For example, a manual channel select command cycle
requires 4 SCLKs. Therefore, four MSBs of the conversion result are output at SDO. The
exception is when SDO outputs all 1s during the cycle immediately after any reset (POR,
software reset, or external reset).
If SCLK is used as the conversion clock (CCLK) and a continuous SCLK is used, it is not possible to clock out all
16 bits from SDO during the sampling time (6 SCLKs) because of the quiet zone requirement. In this case, it is
better to read the conversion result during the conversion time (36 SCLKs or 48 SCLKs in Auto-NAP mode).
Table 6. Ideal Input Voltages and Output Codes

DIGITAL OUTPUT
DESCRIPTION ANALOG VALUE STRAIGHT BINARY
BINARY CODE HEX CODE
Full-scale range VREF — —
Least significant bit (LSB) VREF / 65536 — —
Full-scale VREF – 1 LSB 1111 1111 1111 1111 FFFF
Midscale VREF / 2 1000 0000 0000 0000 8000
Midscale – 1 LSB VREF / 2– 1 LSB 0111 1111 1111 1111 7FFF
Zero 0V 0000 0000 0000 0000 0000
9.5.4.1 TAG Mode

The ADS833x includes a TAG feature that can be used to indicate which channel sourced the converted result. If
TAG mode is enabled, three address bits are added after the LSB of the conversion data is read out from SDO
to indicate which channel corresponds to the result. These address bits are 000 for channel 0, 001 for channel 1,
010 for channel 2, 011 for channel 3, 100 for channel 4, 101 for channel 5, 110 for channel 6, and 111 for
channel 7. The converter requires at least 19 SCLKs when TAG mode is enabled to transfer the 16-bit
conversion result and the three TAG bits.
9.5.4.2 Daisy-Chain Mode

The ADS833x can operate as a single converter or in a system with multiple converters. System designers can
take advantage of the simple, high-speed, SPI-compatible serial interface by cascading converters in a single
chain when multiple converters are used. The CFR_D5 bit in the Configuration register is used to reconfigure the
EOC/INT status pin as the chain data input (CDI) pin, a secondary serial data input, for the conversion result
from an upstream converter. This configuration is called daisy-chain mode operation. A typical connection of
three converters in daisy-chain mode is shown in Figure 46.

ADS8331, ADS8332
MICROCONTROLLER
INT CS1 CS2 CS3 SDO SCLK SDI
SDI SCLK CONVST SDI SCLK CONVST SDI SCLK CONVST

CS CS CS
ADS8331/32 ADS8331/32 ADS8331/32
#1 #2 #3
EOC/INT SDO CDI SDO CDI
SDO
Program Device #1: CFR_D5 = ‘1’ Program Devices #2 and #3: CFR_D5 = ‘0’
Figure 46. Multiple Converters Connected Using Daisy-Chain Mode
When multiple converters are used in daisy-chain mode, the first converter is configured in regular mode while
the rest of the converters downstream are configured in daisy-chain mode. When a converter is configured in
daisy-chain mode, the CDI input data go straight to the output register. Therefore, the serial input data passes
through the converter with either a 16 SCLK (if the TAG feature is disabled) or 24-SCLK delay, as long as CS is
active. See Figure 47 for detailed timing. In this timing diagram, the conversion in each converter is performed
simultaneously.
Manual Trigger, Read While Sampling
(Use internal CCLK, EOC active low, and TAG mode disabled)
CONVST #1
CONVST #2
CONVST #3
EOC
EOS
EOS
EOC #1 Conversion N
(active low)
tCONV = 18 CCLK tSAMPLE1 = 3 CCLK min
tSU2
CS #1
SCLK #1
SCLK #2
SCLK #3 1. . . . . . . . . . . . . .16 1. . . . . . . . . . . . . .16 1. . . . . . . . . . . . . .16
SDO #1 High-Z High-Z

Conversion N
CDI #2
from Device #1
tSU2
CS #2
CS #3

Conversion N Conversion N
CDI #3
from Device #2 from Device #1
High-Z High-Z
SDO #3 Conversion N Conversion N Conversion N
from Device #3 from Device #2 from Device #1
SDI #1
SDI #2 Don't Care Configure Read Data Read Data Don't Care
SDI #3
Figure 47. Simplified Dasiy-Chain Mode Timing With Shared CONVST and Continuous CS
The multiple CS signals must be handled with care when the converters are operating in daisy-chain mode. The
different chip select signals must be low for the entire data transfer (in this example, 48 bits for three
conversions). The first 16-bit word after the falling chip select is always the data from the chip that received the
chip select signal.
ADS8331, ADS8332
Case 1: If chip select is not toggled (CS stays low), the next 16 bits of data are from the upstream converter, and
so on. This configuration is shown in Figure 47.
Case 2: If the chip select is toggled during a daisy-chain mode data transfer cycle, as illustrated in Figure 48, the
same data from the converter are read out again and again in all three discrete 16-bit cycles. This state is not a
desired result.
CONVST #1
CONVST #2
CONVST #3 EOC
EOS
EOS
EOC #1 Conversion N
(active low)
tWH1 tWH1 tSU2
CS #1
SCLK #1
SCLK #2
SCLK #3 1. . . . . . . . . . . . . .16 1. . . . . . . . . . . . . .16 1. . . . . . . . . . . . . .16
SDO #1 High-Z High-Z High-Z High-Z

Conversion N Conversion N Conversion N
CDI #2
tWH1 tWH1 tSU2
CS #2
CS #3
SDO #2 High-Z High-Z High-Z High-Z

Conversion N Conversion N Conversion N
CDI #3
High-Z High-Z High-Z High-Z

SDO #3 Conversion N Conversion N Conversion N
SDI #1
SDI #2 Don't Care Configure Don't Care Read Data Don't Care Read Data Don't Care
SDI #3
Figure 48. Simplified Daisy-Chain Mode Timing With Shared CONVST and Noncontinuous CS

ADS8331, ADS8332
Figure 49 shows a slightly different scenario where CONVST is not shared with the second converter. Converters
#1 and #3 have the same CONVST signal. In this case, converter #2 simply passes previous conversion data
downstream.
CONVST #1
CONVST #3
CONVST #2 EOC
EOS
EOS
EOC #1 Conversion N
(active low)
tSU2
CS #1
SCLK #1
SCLK #2
SCLK #3 1. . . . . . . . . . . . . .16 1. . . . . . . . . . . . . .16 1. . . . . . . . . . . . . .16

Conversion N
CDI #2
from Device #1
tSU2
CS #2
CS #3

Conversion (N - 1) Conversion N
CDI #3
from Device #2(1) from Device #1
High-Z High-Z
SDO #3 Conversion N Conversion (N - 1) Conversion N
from Device #3 from Device #2(1) from Device #1
SDI #1
SDI #2 Don't Care Configure Read Data Read Data Don't Care
SDI #3
(1) Data from device #2 is from previous converison.
Figure 49. Simplified Daisy-Chain Mode Timing with Separate CONVST and Continuous CS
The number of SCLKs required for a serial read cycle depends on the combination of different read modes, TAG
mode, daisy-chain mode, and the manner in which a channel is selected (for example, Auto Channel Select
mode). The required number of SCLKs for different readout modes are listed in Table 7.
Table 7. Required SCLKs kor Different Readout Mode Combinations

DAISY-CHAIN MODE TAG MODE NUMBER OF SCLK CYCLES
TRAILING BITS
CFR_D5 CFR_D1 PER SPI READ
1 0 16 None
1 1 ≥ 19 TAG bits plus up to 5 zeros
0 0 16 None
0 1 24 TAG bits plus 5 zeros
SCLK skew between converters in a daisy-chain configuration can affect the maximum frequency of SCLK. The
skew can also be affected by supply voltage and loading. It may be necessary to slow down the SCLK when the
devices are configured in daisy-chain mode.
9.5.5 Reset Function

The ADS833x can be reset with three different methods: internal POR, software reset, and external reset using
the RESET pin.

ADS8331, ADS8332
The internal POR circuit is activated when power is initially applied to the converter. This internal circuit
eliminates the need for commands to be sent to the converter after power on to set the default mode of operation
(see the Power-On Sequence Timing section for further details).
Software reset can be used to place the converter in the default mode by setting the CFR_D0 bit to 0 in the
Configuration register (see Table 5). This bit is automatically returned to 1 (default) after the converter is reset.
This reset method is useful in systems that cannot dedicate a separate control signal to the RESET pin. In these
situations, the RESET pin must be connected to VBD for the ADS833x to operate properly.
If communication in the system becomes corrupted and a software reset cannot be issued, the RESET pin can
be used to reset the device manually. To reset the device and return the device to default mode, this pin must
held low for a minimum of 25 ns.
After the ADS833x detects a reset condition, the minimum time before the device can be reconfigured by FS/CS
going low and data clocking in on SDI is 2 μs.

ADS8331, ADS8332
10 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
10.1 Application Information

The two primary circuits required to optimize the performance of a high-precision, successive approximation
register (SAR), analog-to-digital converter (ADC) are the input driver and the reference driver circuits. This
section details some general principles for designing these circuits, and some application circuits designed using
these devices.
10.1.1 ADC Reference Driver

The reference source to the ADC must provide low drift, very accurate DC voltage and support the dynamic
charge requirements without affecting the noise and linearity performance of the device. The output broadband
noise (typically in the order of a few 100 μVRMS) of the reference source must be appropriately filtered by using a
low pass filter with a cut-off frequency of a few hundred hertz. After band-limiting the noise from the reference
source, the next important step is to design a reference buffer that can drive the dynamic load posed by the
reference input of the ADC. At the start of each conversion, the reference buffer must regulate the voltage of the
reference pin within 1 LSB of the intended value. This condition necessitates the use of a large 22-µF bypass
capacitor at the reference pin of the ADC. The amplifier selected to drive the reference input pin must be stable
while driving this large capacitor and should have low output impedance, low offset, and temperature drift
specifications.
10.1.1.1 Reference Driver Circuit for VREF = 4.096 V

The application circuit in Figure 50 shows the schematic of a complete reference driver circuit that generates a
voltage of 4.096-V DC using a single 5-V supply. This circuit is suitable to drive the reference of the ADS8332 at
the maximum throughput of 500 kSPS. The reference voltage of 4.096 V in this design is generated by the low-
power, low drift, low-power REF2041 circuit. The output broadband noise of the reference is filtered by a low-
pass filter with a 3-dB cutoff frequency of 159 Hz.
VA=5V
- VA=5V
REF2041
1k
VIN VREF +
+ OPA320
RBUF_FLT
1 µF ENABLE 0.220
0.220 1 µF ` REF+ VA 1 µF
V+
VBIAS 1 µF 22 µF
GND ADS8331/32
10 µF
REF- AGND
VA=5V
Figure 50. Reference Driver Schematic for VA = 5 V, VREF = 4.096 V
The OPA320 is a precision, high bandwidth (20 MHz), low-noise (7 nV / √Hz) operational amplifier. The low-
noise, and low power consumption of this amplifier makes the OPA320 a good choice to drive the reference input
of the ADS833x. The REF+ input is bypassed with a 22-μF bypass capacitor. The 22-µF reference bypass
capacitor is high enough to make the OPA320 amplifier unstable, therefore a small resistor (RBUF_FLT) is required
to isolate the amplifier output and improve stability. The value of RBUF_FLT is dependent on the output impedance

ADS8331, ADS8332
Application Information (continued)

of the driving amplifier as well as the circuit frequency response. Typical values of RBUF_FLT range from 0.1 Ω to 2
Ω and the exact value can be found by using SPICE simulations. In the case of the OPA320 in the reference
driver example in Figure 50, the value of RBUF_FLT is 220 mΩ providing >55° of phase margin while driving the
22-µF bypass capacitor. It should be noted that higher values of RBUF_FLT cause high voltage spikes at the
reference pin which affects the conversion accuracy.
10.1.1.2 Reference Driver Circuit for VREF=2.5 V, VA=2.7 V

The circuit shown in Figure 51 can be used to generate a 3-V reference using a 3.3-V supply. This circuit is
suitable to drive the reference of the ADS8332 at the maximum throughput of 500 kSPS. The reference voltage
of 3 V in this design is generated by the low-power, low drift, REF2025. The output broadband noise of the
reference is filtered by a low-pass filter with a 3-dB cutoff frequency of 159 Hz.
VA=2.7V
- VA=2.7V
REF2025
1k
VIN VREF +
+ OPA320
RBUF_FLT
1 µF ENABLE 0.220
0.220 1 µF REF+ VA 1 µF
V+
VBIAS 1 µF 22 µF
GND ADS8331/32
10 µF
REF- AGND
VA=2.7V
Figure 51. Reference Driver Schematic for VA = 2.7 V, VREF = 2.5 V
10.1.2 ADC Input Driver

To take advantage of the high sample rate offered by the ADS833x, the analog inputs (INx) of the device should
be driven with low noise operational amplifiers. The optimal input driver circuit for a high precision SAR ADC
consists of a driving amplifier and a fly-wheel RC filter. The amplifier driving the ADC must have low output
impedance and be able to charge the internal sampling capacitor (45pF) to a 16-bit settling level within the
minimum acquisition time. The RC filter helps attenuate the sampling charge injection from the switched-
capacitor input stage of the ADC and helps to reduce the wideband noise contributed by the front-end circuit.
Careful design of the front-end circuit is critical to meet the linearity and noise performance of a high-precision
ADC.
10.1.2.1 Input Amplifier Selection

The selection criteria for the input driver amplifier is dependent on the input signal type and the performance
goals of the data acquisition system. Some key amplifier specifications to consider while selecting an appropriate
amplifier to drive the inputs of the ADC are:
• Small-signal bandwidth: Select the small-signal bandwidth of the input amplifiers to be as high as possible
after meeting the power budget of the system. Higher bandwidth reduces the closed-loop output impedance
of the amplifier, thus allowing the amplifier to more easily drive the RC filter at the ADC inputs. Higher
bandwidth also minimizes the harmonic distortion at higher input frequencies. To maintain the overall stability
of the input driver circuit, the amplifier bandwidth should be selected as described in Equation 2:
§ 1 ·
Unity GainBandwi dth t 4 u ¨ ¸
© 2S u RFLT u CFLT ¹ (2)
• Noise: Noise contribution of the front-end amplifiers should be as low as possible to prevent any degradation
in SNR performance of the system. As a rule of thumb, to ensure that the noise performance of the data
acquisition system is not limited by the front-end circuit, the total noise contribution from the front-end circuit
should be kept below 20% of the input-referred noise of the ADC. Noise from the input driver circuit is band-
limited by designing a low cutoff frequency RC filter and is calculated by Equation 3:

ADS8331, ADS8332

2
§ V 1 _ AMP _ PP · S 1 V
SNR dB
NG u ¨ f ¸ en2 _ REF _ RMS u u fREF _ 3 dB d u FSR u 10 20
¨ 6 .6 ¸ 2 3 2 2
© ¹
where
• V1 / f_AMP_PP is the peak-to-peak flicker noise in µV
• en_RMS is the amplifier broadband noise density in nV / √Hz
• f–3dB is the 3-dB bandwidth of the RC filter
• NG is the noise gain of the front-end circuit, which is equal to 1 in a buffer configuration (3)
• Distortion: Both the ADC and the input driver introduce non-linearity in a data acquisition block. As a rule of
thumb, to ensure that the distortion performance of the data acquisition system is not limited by the front-end
circuit, the distortion of the input driver should be at least 10-dB lower than the distortion of the ADC, as
shown in Equation 4:
THD AMP d THD ADC 10(dB) (4)
• Settling Time: For DC signals with fast transients that are common in a multiplexed application, the input
signal must settle to the desired accuracy at the inputs of the ADC during the acquisition time window. This
condition is critical to maintain the overall linearity performance of the ADC. Typically, the amplifier data
sheets specify the output settling performance only up to 0.01% with a resistive load which may not be
sufficient for the desired accuracy. Therefore, the settling behavior of the input driver with the RC filter load
should always be verified by TINA™- SPICE simulations before selecting the amplifier.
10.1.2.2 ADC Input RC Filter

An RC filter is designed as a low-pass, RC filter, for which the 3-dB bandwidth is optimized based on specific
application requirements. For DC signals with fast transients (including multiplexed input signals), a high-
bandwidth filter is designed to allow accurate settling of the signal at the ADC inputs during the small acquisition
time window. For AC signals, the filter bandwidth should be kept low to band-limit the noise fed into the ADC
input, thereby increasing the signal-to- noise ratio (SNR) of the system.
A filter capacitor, CFLT, connected across the ADC inputs (as shown in Figure 52), reduces the noise from the
front-end drive circuitry, minimizes the effects of the sampling charge injection and provides a charge bucket to
quickly charge the internal sample-and-hold capacitors during the acquisition process. As a rule of thumb, the
value of this capacitor should be at least 10 times the specified value of the ADC sampling capacitance. For
these devices, the input sampling capacitance is equal to 45 pF. Thus, the value of CFLT should be greater than
450 pF. For applications measuring AC signals, COG (NPO) ceramic capacitors provide the best capacitance
precision. The type of dielectric used in COG (NPO) ceramic capacitors provides the most stable electrical
properties over voltage, frequency, and temperature changes.
Driving capacitive loads can degrade the phase margin of the input amplifiers, thus making the amplifier
marginally unstable. To avoid amplifier stability issues, series isolation resistors (RFLT) are used at the output of
the amplifiers. A higher value of RFLT is helpful from the amplifier stability perspective, but adds distortion as a
result of interactions with the nonlinear input impedance of the ADC. Distortion increases with source impedance,
input signal frequency, and input signal amplitude. Therefore, the selection of RFLT requires balancing the stability
and distortion of the design. For low distortion applications, TI recommends limiting the value of RFLT to a
maximum of 50 Ω to avoid any significant degradation in linearity and THD performance.
The input amplifier bandwidth should be much higher than the cutoff frequency of the anti-aliasing filter. TI
strongly recommends performing a SPICE simulation to confirm that the amplifier has more than 40° phase
margin with the selected RC filter.

ADS8331, ADS8332
RFLT ” 50
MUXOUT ADCIN
V
AINx
1 +
f 3 dB CFLT • 450 pF ADS8331/32
2S u RFLT u CFLT
COM
GND
Figure 52. ADC Input RC Filter

ADS8331, ADS8332
10.2 Typical Applications

10.2.1 DAQ Circuit for Low Noise and Distortion Performance for a 10-kHz Input Signal at 500 kSPS
Figure 53 illustrates a typical data acquisition circuit using the ADS833x for the lowest noise and distortion
performance using a 10-kHz input signal at 500 kSPS.
REFERENCE DRIVE CIRCUIT
VA=5V
-
REF2041
1k +
VIN VREF + OPA320
RBUF_FLT
1 µF ENABLE 0.220
0.220 1 µF
VBIAS VA=5V
GND 22 µF
10 µF
MUXOUT ADCIN REF+ REF-

- 40
Ch0 5V
+ VA
+ OPA320
Input Signal 1.5 nF
(30mV to VA=5V
4.096V) SDO
FS/CS
ADC SDI To
- SCLK Host
40 EOC/INT/CDI
Chn
CONVST
+
+ OPA320
1.5 nF
VA=5V MUX
COM
INPUT DRIVERS Mode of Operation:

Throughput <500kSPS, Manual Trigger Mode,
Auto-Nap Disabled, Acquisition Time >350nS
Figure 53. Typical Circuit Configuration
10.2.1.1 Design Requirements

This section describes an application circuit (Figure 53) optimized for using the ADS833x with lowest noise and
distortion performance at ADC throughput of 500kSPS across all channels, using Manual Trigger mode with
Auto-Nap mode disabled. The throughput per channel is dependent on the number of channels selected in the
multiplexer scanning sequence. For example, the throughput per channel is equal to 250 kSPS if two channels
are selected, but it is equal to 125 kSPS per channel if four channels are selected in the sequence and so forth.

ADS8331, ADS8332
Typical Applications (continued)

10.2.1.2 Detailed Design Procedure
The signal is processed by a low noise, low distortion, operational amplifier in the non-inverting configuration and
a low-pass RC filter before being fed into the ADC. The OPA320 features rail-to-rail input operation with a zero-
crossover distortion topology that eliminates the transition region typical in many rail-to-rail complementary input
stage amplifiers making it ideal to use in the non-inverting configuration. As a rule of thumb, the distortion from
the input driver should be at least 10-dB less than the ADC distortion. Therefore, the driver circuit uses the low-
power, wide bandwidth (20 MHz) OPA320 as an input driver, which provides exceptional AC performance
because of its low-noise, and low distortion specifications. In addition, the components of the RC filter are
selected such that the noise from the front-end circuit is limited without adding distortion to the input signal.
Driver Amplifier Choice lists some more driver amplifier choices for applications that require high throughput
operation with minimum acquisition time.
10.2.1.3 Application Curve

Figure 54 shows the FFT test results obtained with the ADS833x operating at full throughput of 500 kSPS and
the circuit configuration of Figure 53.
Figure 54. FFT Plot Showing Performance of ADS8331, ADS8332 With a 10-kHz Input Signal at 500 kSPS

ADS8331, ADS8332

10.2.2 Ultra Low-Power DAQ Circuit for DC Input Signals at 10 kSPS per Channel
Figure 55 illustrates a typical data acquisition circuit that is optimized for using the ADS833x in low power, low
throughput applications for monitoring static or DC signals.
- R1=30
OPA320 MUXOUT to ADCIN Amplifier:
Mode of Operation: <250kSPS, Manual Trigger +
+ OPA320
Mode, Auto-Nap Power Down Disabled,
C1=1 nF
Requires Acquisition Time > 1000nS
COG/NPO
VA=2.7V
MUXOUT ADCIN
- 220
Ch0 2.7V
+ VA
+ OPA333
0.047 µF Cx
VREF=2.5V,
COG/NPO
Input Signal VA=2.7V
(50mV to 3.0V) SDO
FS/CS
ADC SDI To
- SCLK Host
220 EOC/INT/CDI
Chn
CONVST
+
+ OPA333 Cn
0.047 µF
COG/NPO MUX
VA=2.7
NOTE:
OPA333 buffer circuit for low-power, slow throughput
applications monitoring DC signals.
When scanning through multiplexer channels, limit the COM
maximum effective sampling rate per channel <10kSPS.
Mode of OperationThroughput <250kSPS, Manual Trigger Mode,

INPUT DRIVERS
Auto-Nap Disabled, VREF=2.5V, Acquisition Time >1000nS
Figure 55. Typical Circuit Configuration
10.2.2.1 Design Requirements

This section describes an application circuit (Figure 55) optimized for using the ADS8332 in low power, low
throughput applications for monitoring static or DC signals. A single OPA320 amplifier and passive filter (R1, C1)
is placed between the MUXOUT and ADCIN inputs driving the ADS8332, while operating the ADC at a reduced
data rate.
10.2.2.2 Detailed Design Procedure

The ADS833x offers the flexibility to place an amplifier between the MUXOUT and ADCIN pins. In this case, the
operational amplifier between the multiplexer output and ADC input pin must have optimum transient response to
charge the internal sampling capacitor (45 pF) and settle within 1 LSB after a full-scale step within the allowed
acquisition time.

ADS8331, ADS8332

Placing an amplifier as a buffer between the multiplexer output and the ADC input helps to relax the source
impedance requirements at the INx multiplexer inputs. However, it should be noted that there is a parasitic
capacitance associated with the MUXOUT pin (approximately 5 pF). This is in addition to the input capacitance of
the buffer amplifier placed between MUXOUT and ADCIN pins. This capacitance is switched from one channel to
the next during the scan operation and must be recharged to new input channel voltage every time the
multiplexer switches channels. Therefore, take care so the previously converted channel charge stored at the
MUXOUT capacitance does not disturb the charge of the newly switched channel. This error can be reduced by
placing a large enough capacitor at each (INx) multiplexer input.
The data acquisition circuit in Figure 55 is optimized for using the ADS8332 in low power, low throughput
applications for monitoring static or DC signals. A single OPA320 amplifier and passive filter (R1, C1) is placed
between the MUXOUT and ADCIN inputs driving the ADS8332, while operating the ADC at a reduced data rate.
The OPA320 offers optimal settling time, DC precision and low noise at a relatively low power consumption (1.5
mA). In this case, the R1C1 is filter is designed to settle within ±1LSB in less than 1 µs after a full-scale input is
applied. The ADC is operating at a reduced data rate of less than 250 kSPS in Manual Trigger Mode with Auto-
NAP disabled (inactive) to allow a longer acquisition time.
Each multiplexer input is buffered with an ultralow power OPA333 to isolate the source impedance at the
multiplexer inputs. A large capacitor Cx is placed at each INx input. The OPA320 has an estimated input
capacitance of approximately 9 pF, and the capacitance associated with the MUXOUT pin is approximately 5 pF.
The Cx capacitor is many times larger than the parasitic capacitance present at the MUXOUT pin to reduce the
effect of charge injection due to the previously converted channel. The OPA333 consumes a maximum quiescent
current of 25 µA per amplifier while providing low drift, excellent stability and DC performance at ultra low power
consumption. To save power, this circuit is operated on a single 2.7-V supply. The OPA333 circuit is optimal for
low-power, low-throughput applications measuring DC signals. When scanning through multiplexer channels
ensure to limit the maximum sampling rate per channel to <10kSPS.
11 Power Supply Recommendations

During power on of the ADS833x, the digital interface supply voltage (VBD) should not exceed the analog supply
voltage (VA). This condition is specified in the Power-Supply Requirements section of the Electrical
Characteristics tables. If the analog and digital interface supplies for the converter are not generated by a single
voltage source, TI recommends to power on the analog supply and wait for it to reach its final value before the
digital interface supply is activated. Furthermore, the voltages applied to the analog input pins (INX, ADCIN) and
digital input pins (RESET, FS/CS, SCLK, SDI, and CONVST) should not exceed the voltages on VA and VBD,
respectively, during the power-on sequence. This requirement prevents these input pins from powering the
ADS833x through the ESD protection diodes and circuitry, and causing an increase in current consumption, until
both supplies are fully powered (see the Electrical Characteristics and Figure 34 for further details).
Communication with the ADS833x, such as initiating a conversion with CONVST or writing to the Configuration
register, should not occur for a minimum of 2 μs after the analog and digital interface supplies have finished the
power-on sequence and reached the respective final values in the system. This time is required for the internal
POR to activate and place the digital core of the device into the default mode of operation. This minimum delay
time must also be adhered to whenever a reset condition occurs (see the Reset Function section for additional
information).
12 Layout
12.1 Layout Guidelines

Figure 56 shows a board layout example for the ADS833x with the VQFN package. Use a ground plane
underneath the device and partition the PCB into analog and digital sections. Avoid crossing digital lines with the
analog signal path and keep the analog input signals and the reference input signals away from noise sources.
As shown in Figure 56, the analog input and reference signals are routed on the left side of the board and the
digital connections are routed on the right side of the device.

ADS8331, ADS8332
Layout Guidelines (continued)

The power sources to the device must be clean and well-bypassed. Use 10 μF, ceramic bypass capacitors in
close proximity to the analog (VA) and digital (VBD) power-supply pins. Avoid placing vias between the AVDD
and DVDD pins and the bypass capacitors. Connect all ground pins to the ground plane using short, low
impedance paths.
The REF+ reference input is bypassed with a 22 μF, X7S-grade, 0805-size, 10-V rated ceramic capacitors. Place
the reference bypass capacitor as close as possible to the reference REF+ and REF- pins and connect the
bypass capacitor using short, low-inductance connections. Avoid placing vias between the REF+ and REF- pins
and the bypass capacitor. If the reference voltage originates from an op amp, make sure that the op amp can
drive the bypass capacitor without oscillation. A small 0.2-Ω to 0.5-Ω resistors (RREF) is used in series with the
reference bypass capacitor to improve stability.
The fly-wheel RC filters are placed immediately next to the input pins. For applications measuring AC signals,
COG (NPO) ceramic capacitors provide the best capacitance precision. Figure 56 shows input filter capacitors
placed in close proximity to the INx analog input pins of the device.

ADS8331, ADS8332
12.2 Layout Example
GND
Reference Driver
Output
0.2 Ohm- 0.5 Ohm
22 PF
GND
GND VA
GND VA
REF- REF+
VBD VBD
GND /CONVST
Analog Inputs
COM DGND
IN0 SDO
GND
GND IN1 SDI
IN2 FS/CS
IN3 SCLK
GND
EOC//INT/CDI
IN4/NC
IN5/NC
IN6/NC
IN7/NC
GND /RESET
Digital Inputs and

Outputs
GND GND GND GND
Analog Inputs
Figure 56. Layout Example for ADS833x

ADS8331, ADS8332
13 Device and Documentation Support
13.1 Documentation Support

13.1.1 Related Documentation
For related documentation see the following:
• Determining Minimum Acquisition Times for SAR ADCs When a Step Function is Applied to the Input
(SBAA173)
• 50MHz, Low-Distortion, High CMRR, RRI/O, Single-Supply Operational Amplifier (SBOS365)
• 1.1nV/√Hz Noise, Low Power, Precision Operational Amplifier in Small DFN-8 Package (SBOS377)
• Low-Noise, High-Precision, JFET-Input Operational Amplifier (SBOS376)
• 100-MHz Low-Noise High-Speed Amplifiers (SLOS224)
• Low-Noise, Very Low Drift, Precision Voltage Reference (SBOS410)
• REF20xx Low-Drift, Low-Power, Dual-Output, VREF and VREF / 2 Voltage References (SBOS600)
• Precision, 20MHz, 0.9pA, Low-Noise, RRIO, CMOS Operational Amplifier With Shutdown (SBOS513)
13.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community
resources, tools and software, and quick access to sample or buy.
Table 8. Related Links

TECHNICAL TOOLS & SUPPORT &
PARTS PRODUCT FOLDER SAMPLE & BUY
DOCUMENTS SOFTWARE COMMUNITY
ADS8331 Click here Click here Click here Click here Click here
ADS8332 Click here Click here Click here Click here Click here
13.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper
right corner, click on Alert me to register and receive a weekly digest of any product information that has
changed. For change details, review the revision history included in any revised document.
13.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective
contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of
Use.
TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration
among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help
solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and
contact information for technical support.
13.5 Trademarks
TMS320, E2E are trademarks of Texas Instruments.
SPI is a trademark of Motorola, Inc.
All other trademarks are the property of their respective owners.
13.6 Electrostatic Discharge Caution
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ADS8331, ADS8332
13.7 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGE OPTION ADDENDUM
www.ti.com 2-Dec-2017
PACKAGING INFORMATION
Orderable Device Status Package Type Package Pins Package Eco Plan Lead/Ball Finish MSL Peak Temp Op Temp (°C) Device Marking Samples
(1) Drawing Qty (2) (6) (3) (4/5)
ADS8331IBPW ACTIVE TSSOP PW 24 60 Green (RoHS CU NIPDAU Level-2-260C-1 YEAR -40 to 85 ADS8331
& no Sb/Br) B
ADS8331IBPWR ACTIVE TSSOP PW 24 2000 Green (RoHS CU NIPDAU Level-2-260C-1 YEAR -40 to 85 ADS8331
& no Sb/Br) B
ADS8331IBRGER ACTIVE VQFN RGE 24 3000 Green (RoHS CU NIPDAU Level-2-260C-1 YEAR -40 to 85 ADS
& no Sb/Br) 8331
B
ADS8331IBRGET ACTIVE VQFN RGE 24 250 Green (RoHS CU NIPDAU Level-2-260C-1 YEAR -40 to 85 ADS
& no Sb/Br) 8331
B
ADS8331IPW ACTIVE TSSOP PW 24 60 Green (RoHS CU NIPDAU Level-2-260C-1 YEAR -40 to 85 ADS8331
& no Sb/Br)
ADS8331IPWR ACTIVE TSSOP PW 24 2000 Green (RoHS CU NIPDAU Level-2-260C-1 YEAR -40 to 85 ADS8331
& no Sb/Br)
ADS8331IRGER ACTIVE VQFN RGE 24 3000 Green (RoHS CU NIPDAU Level-2-260C-1 YEAR -40 to 85 ADS
& no Sb/Br) 8331
ADS8331IRGET ACTIVE VQFN RGE 24 250 Green (RoHS CU NIPDAU Level-2-260C-1 YEAR -40 to 85 ADS
& no Sb/Br) 8331
ADS8332IBPW ACTIVE TSSOP PW 24 60 Green (RoHS CU NIPDAU Level-2-260C-1 YEAR -40 to 85 ADS8332
& no Sb/Br) B
ADS8332IBPWR ACTIVE TSSOP PW 24 2000 Green (RoHS CU NIPDAU Level-2-260C-1 YEAR -40 to 85 ADS8332
& no Sb/Br) B
ADS8332IBRGER ACTIVE VQFN RGE 24 3000 Green (RoHS CU NIPDAU Level-2-260C-1 YEAR -40 to 85 ADS
& no Sb/Br) 8332
B
ADS8332IBRGET ACTIVE VQFN RGE 24 250 Green (RoHS CU NIPDAU Level-2-260C-1 YEAR -40 to 85 ADS
& no Sb/Br) 8332
B
ADS8332IPW ACTIVE TSSOP PW 24 60 Green (RoHS CU NIPDAU Level-2-260C-1 YEAR -40 to 85 ADS8332
& no Sb/Br)
ADS8332IPWR ACTIVE TSSOP PW 24 2000 Green (RoHS CU NIPDAU Level-2-260C-1 YEAR -40 to 85 ADS8332
& no Sb/Br)
ADS8332IRGER ACTIVE VQFN RGE 24 3000 Green (RoHS CU NIPDAU Level-2-260C-1 YEAR -40 to 85 ADS
& no Sb/Br) 8332
Addendum-Page 1
PACKAGE OPTION ADDENDUM
Orderable Device Status Package Type Package Pins Package Eco Plan Lead/Ball Finish MSL Peak Temp Op Temp (°C) Device Marking Samples
(1) Drawing Qty (2) (6) (3) (4/5)
ADS8332IRGET ACTIVE VQFN RGE 24 250 Green (RoHS CU NIPDAU Level-2-260C-1 YEAR -40 to 85 ADS
& no Sb/Br) 8332
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
TAPE AND REEL INFORMATION
*All dimensions are nominal

Device Package Package Pins SPQ Reel Reel A0 B0 K0 P1 W Pin1
Type Drawing Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
ADS8331IBPWR TSSOP PW 24 2000 330.0 16.4 6.95 8.3 1.6 8.0 16.0 Q1
ADS8331IBRGER VQFN RGE 24 3000 330.0 12.4 4.25 4.25 1.15 8.0 12.0 Q2
ADS8331IBRGET VQFN RGE 24 250 180.0 12.4 4.25 4.25 1.15 8.0 12.0 Q2
ADS8331IPWR TSSOP PW 24 2000 330.0 16.4 6.95 8.3 1.6 8.0 16.0 Q1
ADS8331IRGER VQFN RGE 24 3000 330.0 12.4 4.25 4.25 1.15 8.0 12.0 Q2
ADS8331IRGET VQFN RGE 24 250 180.0 12.4 4.25 4.25 1.15 8.0 12.0 Q2
ADS8332IBPWR TSSOP PW 24 2000 330.0 16.4 6.95 8.3 1.6 8.0 16.0 Q1
ADS8332IBRGER VQFN RGE 24 3000 330.0 12.4 4.25 4.25 1.15 8.0 12.0 Q2
ADS8332IBRGET VQFN RGE 24 250 180.0 12.4 4.25 4.25 1.15 8.0 12.0 Q2
ADS8332IPWR TSSOP PW 24 2000 330.0 16.4 6.95 8.3 1.6 8.0 16.0 Q1
ADS8332IRGER VQFN RGE 24 3000 330.0 12.4 4.25 4.25 1.15 8.0 12.0 Q2
ADS8332IRGET VQFN RGE 24 250 180.0 12.4 4.25 4.25 1.15 8.0 12.0 Q2
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
*All dimensions are nominal

Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
ADS8331IBPWR TSSOP PW 24 2000 367.0 367.0 38.0
ADS8331IBRGER VQFN RGE 24 3000 367.0 367.0 35.0
ADS8331IBRGET VQFN RGE 24 250 210.0 185.0 35.0
ADS8331IPWR TSSOP PW 24 2000 367.0 367.0 38.0
ADS8331IRGER VQFN RGE 24 3000 367.0 367.0 35.0
ADS8331IRGET VQFN RGE 24 250 210.0 185.0 35.0
ADS8332IBPWR TSSOP PW 24 2000 367.0 367.0 38.0
ADS8332IBRGER VQFN RGE 24 3000 367.0 367.0 35.0
ADS8332IBRGET VQFN RGE 24 250 210.0 185.0 35.0
ADS8332IPWR TSSOP PW 24 2000 367.0 367.0 38.0
ADS8332IRGER VQFN RGE 24 3000 367.0 367.0 35.0
ADS8332IRGET VQFN RGE 24 250 210.0 185.0 35.0
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its
semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers
should obtain the latest relevant information before placing orders and should verify that such information is current and complete.
TI’s published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated
circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and
services.
Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is
accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced
documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements
different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the
associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Buyers and others who are developing systems that incorporate TI products (collectively, “Designers”) understand and agree that Designers
remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have
full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products
used in or for Designers’ applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with
respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous
consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and
take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will
thoroughly test such applications and the functionality of such TI products as used in such applications.
TI’s provision of technical, application or other design advice, quality characterization, reliability data or other services or information,
including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, “TI Resources”) are intended to
assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any
way, Designer (individually or, if Designer is acting on behalf of a company, Designer’s company) agrees to use any particular TI Resource
solely for this purpose and subject to the terms of this Notice.
TI’s provision of TI Resources does not expand or otherwise alter TI’s applicable published warranties or warranty disclaimers for TI
products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections,
enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically
described in the published documentation for a particular TI Resource.
Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that
include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE
TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY
RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information
regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or
endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
TI RESOURCES ARE PROVIDED “AS IS” AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR
REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO
ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF
MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL
PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM,
INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF
PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL,
DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN
CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN
ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949
and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.
Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such
products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards
and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must
ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in
life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use.
Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life
support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all
medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.
TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product).
Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications
and that proper product selection is at Designers’ own risk. Designers are solely responsible for compliance with all legal and regulatory
requirements in connection with such selection.
Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer’s non-
compliance with the terms and provisions of this Notice.
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2017, Texas Instruments Incorporated

Ads 8332

Uploaded by

Copyright:

Available Formats

Ads 8332

Uploaded by

Document Information

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

Ads 8332

Uploaded by

Copyright:

Available Formats

Product Sample & Technical Tools & Support &

Folder Buy Documents Software Community

ADS833x Low-Power, 16-Bit, 500-kSPS, 4- and 8-Channel Unipolar Input

Changes from Revision D (October 2015) to Revision E Page

• Changed VA parameter maximum specification in Recommended Operating Conditions table ........................................... 6

Changes from Revision C (May 2012) to Revision D Page

Changes from Revision B (December 2010) to Revision C Page

Changes from Revision A (November 2010) to Revision B Page

• Deleted Ordering Information table ....................................................................................................................................... 6

2 Submit Documentation Feedback Copyright © 2009–2016, Texas Instruments Incorporated

Product Folder Links: ADS8331 ADS8332

Part number Name

Copyright © 2009–2016, Texas Instruments Incorporated Submit Documentation Feedback 3

7 Pin Configuration and Functions

PW Package RGE Package

(1) NC = No internal connection (ADS8331 only).

Pin Functions: ADS8331

4 Submit Documentation Feedback Copyright © 2009–2016, Texas Instruments Incorporated

Product Folder Links: ADS8331 ADS8332

Pin Functions: ADS8331 (continued)

Pin Functions: ADS8332

Copyright © 2009–2016, Texas Instruments Incorporated Submit Documentation Feedback 5

TSSOP-24 Power dissipation (TJMax – TA) / θJA W

8.2 ESD Ratings

8.3 Recommended Operating Conditions

8.4 Thermal Information

6 Submit Documentation Feedback Copyright © 2009–2016, Texas Instruments Incorporated

Product Folder Links: ADS8331 ADS8332

8.5 Electrical Characteristics: VA = 2.7 V

Copyright © 2009–2016, Texas Instruments Incorporated Submit Documentation Feedback 7

Electrical Characteristics: VA = 2.7 V (continued)

8 Submit Documentation Feedback Copyright © 2009–2016, Texas Instruments Incorporated

Product Folder Links: ADS8331 ADS8332

8.6 Electrical Characteristics: VA = 5 V

Copyright © 2009–2016, Texas Instruments Incorporated Submit Documentation Feedback 9

Electrical Characteristics: VA = 5 V (continued)

Input reference (REF+) – (REF–) 1.2 4.096 4.2

10 Submit Documentation Feedback Copyright © 2009–2016, Texas Instruments Incorporated

Product Folder Links: ADS8331 ADS8332

8.7 Timing Requirements: VA = 2.7 V

Copyright © 2009–2016, Texas Instruments Incorporated Submit Documentation Feedback 11

8.8 Timing Characteristics: VA = 5 V

tD1 tD2 tD4

SDI '1' '1' '0' '1' X X X X X X X

Figure 1. Read While Sampling (Shown With Manual-Trigger Mode)

Product Folder Links: ADS8331 ADS8332

21 Conversion Clock Cycles

SDI '1' '1' '0' '1' X X X X X

SDO MSB MSB - 1 MSB - 2 LSB + 1 LSB ‘0’

Figure 3. SPI I/O

Figure 4. Relationship among CS, EOC, and INT

Copyright © 2009–2016, Texas Instruments Incorporated Submit Documentation Feedback 13

8.9 Typical Characteristics: DC Performance

6.5 VREF = 2.500V

14 Submit Documentation Feedback Copyright © 2009–2016, Texas Instruments Incorporated

Product Folder Links: ADS8331 ADS8332

Typical Characteristics: DC Performance (continued)

Deep Power-Down Current (nA)

-50 -25 0 25 50 75 100

VA = VBD = 2.7V 0.6