ECE 003 – EC42FB1 TECHNOLOGICAL INSTITUTE OF THE PHILIPPINES, QUEZON CITY MIDTERM MAJOR PROJECT

TECHNOLOGICAL INSTITUTE OF THE PHILIPPINES

938 Aurora Blvd., Cubao, Quezon City

COLLEGE OF ENGINEERING AND ARCHITECTURE

ELECTRONICS ENGINEERING DEPARTMENT

2ND SEMESTER AY 2017-2018

PRELIM

INDUSTRIAL ELECTRONICS
ECE 003
EC42FB1

Thyristor Application: Wireless Home Automation

MIDTERM MAJOR PROJECT

Submitted to:
Engr. Reginald Phelps T. Laguna

Submitted on:
February 9, 2018

Submitted by:
Abesamis, Beatrice A.
Acuña, Jonalyn A.
Canaya, Regina Marie V.
Castillo, Edith A.
Oca, Eugene B.

ABESAMIS, ACUÑA, CANAYA, CASTILLO, LANDICHO, OCA 1

ECE 003 – EC42FB1 TECHNOLOGICAL INSTITUTE OF THE PHILIPPINES, QUEZON CITY MIDTERM MAJOR PROJECT

Thyristor Application: Wireless Home Automation

Midterm Major Project
Abstract—In this paper, the students were able to analyze the Fig. 2. This is the diagram when the gate is open
operation of diode voltage multipliers, inspect the behavior of
diodes inserted in variable signal generators, and investigate When gate is positive with respect to cathode, the SCR
the utilization of clamper circuits in voltage multiplication. can be made to conduct heavily at smaller applied voltage
LTspice simulation and actual experimentation were by applying a small positive potential to the gate as shown
conducted to evaluate the positive and negative clamper and in Fig. 3. Now, junction J3 is forward biased and junction
one of the types of voltage multipliers which is the half-wave J2 is reversed biased. The electrons from n-type material
voltage doubler. The results were as follows: the clamping start moving across junction J3 towards left whereas holes
circuits tends to shifts the waveform of the input signal from p – type towards the right. Consequently, the
wherein for positive clamping, the output waveform shifts electrons from junction J3 are attached across junction J2
above the input signal, while for negative clamping, shifts and gate current starts flowing. As soon as the gate current
below the input signal; and the output waveform of the half- flows, anode current increases. The increased anode
wave voltage doubler circuit is twice of the input waveform current in turn makes more electrons available at junction
less 1.4 V (assuming diode drop).
J2. This process continues and in extremely small time,
I. INTRODUCTION junction J2 breaks down and the SCR starts conducting
heavily. Once SCR starts conducting, the gate loses all
Thyristor is a multi-layer unidirectional semiconductor control. Even if gate voltage is removed, the anode current
device that allows the current to flow in one direction when does not decreased at all. The only way to stop conduction
a control voltage is applied to its gate terminal. It is also is to reduce the applied voltage to zero.
unidirectional power switch and is being extensively used
in switching DC and AC, rectifying AC to give controlled
DC output, converting DC into AC and etc. Basically, it is
useful for controlling power circuits such as switching and
automation. Commonly, Silicon Controlled Rectifier
(SCR) and opto-triac was used for this application.
A Silicon Controlled Rectifier (as shown in Fig. 1) is a
semiconductor device that acts as a true electronic switch.
It can change alternating current into direct current and at
Fig. 3. This is the diagram when the gate is positive with respect to
the same time can control the amount of power fed to the cathode
load. Thus, it is the combination of rectifier and transistor.

In this paper, the students created home automation

using some of the thyristor such as SCR and opto-triac.

Diode can be used in clamping circuits. Clampers are

Fig. 1. SCR diagram also known as DC restorers. Clamping circuits are
functioned to shift either above or below the DC reference
It works under two conditions. When gate is open, as level of the input waveform without destroying the
shown in Fig. 2, junction J2 is reverse biased while waveform shape. The output waveform results by change
junctions J1 and J3 are forward biased. Hence, the situation in the DC average voltage of the input waveform. The
in the junctions J1 and J3 is just as in a npn transistor with levels of peaks in the signal can be shifted using the
base open. Consequently, no current flows through the load clamper circuit consisting of capacitor and diode
RL and the SCR is cut – off. However, if the applied voltage component.
is gradually increased, a stage is reached when reverse
Clampers can be widely classified into two major types.
biased junction J2 breaks down. The SCR now conducts
They are positive clampers and negative clampers.
heavily and is said to be in the ON state.
1. Positive Clamper: Referring to Fig. 2, this type of
clamping circuit shifts the input waveform in a
positive direction, or shifts above the voltage axis
depending on the DC reference voltage.

ABESAMIS, ACUÑA, CANAYA, CASTILLO, LANDICHO, OCA 2

ECE 003 – EC42FB1 TECHNOLOGICAL INSTITUTE OF THE PHILIPPINES, QUEZON CITY MIDTERM MAJOR PROJECT
wave voltage doubler, as well as the instructions on how to
simulate the circuit on such processes using the Module DL
3155M12.

II. OBJECTIVES
This activity aims to recognize the attributes of diodes
and capacitors in increasing peak input voltages through
Fig. 4. Schematic Diagram of Positive Clamper with Input and Output
different network configurations. Furthermore, this activity
Waveforms
has the following specific objectives:
1. Negative Clamper: This type of clamping circuit  Learn the operation modalities of a positive and
shifts the input waveform in a negative direction, negative clamper.
or shifts below the voltage axis depending on the
DC reference voltage as shown in Fig. 3.  Examine the operation of diode voltage
multipliers.
 Investigate the behavior of diodes inserted in
variable signal generators.
 Inspect the utilization of clamper circuits in
voltage multiplication.
III. CALCULATIONS
This section includes the derivation of formulas,
solutions and answers to the theoretical computation.
Fig. 5. Schematic Diagram of Negative Clamper with Input and Output
Waveforms A. Positive and Negative Clampers
[4]
The direction of the diode in the clamping circuit As the effect of clamping action, the capacitor keeps
determines the clamper circuit type. The operation of a a charge almost equal to the peak value of the input less the
clamping circuit is mainly based on the switching time diode voltage drop. The capacitor acts like a battery in
constants of the capacitor. However, capacitor in the circuit series with the input voltage. By superposition, the dc
charges through the diode and discharges through the load. voltage of the capacitor adds to the input voltage as shown
in Fig 5.
Diode clamping applies in removing the distortions and
identification of polarity of the circuits, for improving the 𝑉𝑖𝑚𝑎𝑥 + 𝑉𝑖𝑚𝑎𝑥 − 0.7𝑉 − 𝑉𝑂 = 0
reverse recovery time, testing equipment and other sonar 𝑉𝑂 = 2(𝑉𝑖𝑚𝑎𝑥 ) − 0.7 𝑉
systems and mostly in voltage multipliers. [2]
A voltage multiplier (see Fig. 4) is an electronic circuit
that delivers the output voltage whose amplitude (peak
value) are cascaded to produce a DC voltage equal to the
multiplier of the peak input voltages. It can also be noted
that voltage multiplier is an electronic circuit that converts
the low AC voltage into high DC voltage.
Fig. 7. Positive Clamping

If the diode is reversed, a negative dc voltage is added

to the input voltage, producing an output voltage, as in Fig.
6.
−𝑉𝑖𝑚𝑎𝑥 − 𝑉𝑖𝑚𝑎𝑥 + 0.7𝑉 − 𝑉𝑂 = 0
𝑉𝑂 = −2(𝑉𝑖𝑚𝑎𝑥 ) + 0.7 𝑉

Fig. 6. Half-Wave Voltage Doubler

Voltage multiplier is made up of capacitors and diodes

that are connected in series. It has different stages. Each
stage is made up of one diode and one capacitor. These
arrangements of diodes and capacitors make it possible to
Fig. 8. Negative Clamping
produce rectified and filtered output voltage whose
amplitude (peak value) is larger than the input AC voltage. Polarization Voltage of a Silicon Diode in the Module
[3]

𝑉𝑡ℎ = 0.6 𝑉
This experiment deals with the necessary formulas and
computations for positive and negative clamping and half- Output Voltage
ABESAMIS, ACUÑA, CANAYA, CASTILLO, LANDICHO, OCA 3
ECE 003 – EC42FB1 TECHNOLOGICAL INSTITUTE OF THE PHILIPPINES, QUEZON CITY MIDTERM MAJOR PROJECT
𝑉𝑂 = 2(𝑉𝑖𝑚𝑎𝑥 ) − 𝑉𝑡ℎ𝑟𝑒𝑠ℎ𝑜𝑙𝑑 (1) A. Activity 1: Positive and Negative Clampers
𝑉𝑂 = −2(𝑉𝑖𝑚𝑎𝑥 ) + 𝑉𝑡ℎ𝑟𝑒𝑠ℎ𝑜𝑙𝑑 (2) In Table 1, given that,
Clamper Time Constant 𝑉𝑖𝑚𝑎𝑥4 = 2 𝑉
10(𝑅1 )(𝐶1 ) ≫ 𝑇 (3) The value in the subscript corresponds to the peak-to-peak
input voltage. For positive clamping, using (1),
where:
Vth = Threshold Voltage 𝑉𝑂4 = 2(2 𝑉) − 0.6 𝑉 = 𝟑. 𝟒 𝑽
VO = Output Voltage
Vimax = Maximum Input Voltage/Input Peak Voltage For negative clamping, using (2),
T = Time Constant 𝑉𝑂4 = −2(2 𝑉) + 0.6 𝑉 = −𝟑. 𝟒 𝑽
B. Half-Wave Voltage Doubler Given that,
Throughout the positive half-cycle of the secondary 𝑅1 = 10 𝑘Ω
voltage, D1 is forward-biased while D2 is reverse-biased.
Capacitor C1 is charged to the peak of the secondary 𝐶1 = 10 µ𝐹
voltage minus the diode drop. (see Fig 7). Using (3),
10(10 𝑘Ω)(10 µ𝐹) ≫ 𝑇
𝟏𝒔≫𝑻
The period to be used must be much lesser than 1 s.
In Table 2,
Given that,
𝑉𝑖𝑚𝑎𝑥1 = 0.5 𝑉
𝑉𝑖𝑚𝑎𝑥2 = 1 𝑉
Fig. 9. Positive Alternation of Half-Wave Voltage Doubler
𝑉𝑖𝑚𝑎𝑥3 = 1.5 𝑉
Diode D2 is forward-biased and D1 is reverse-biased 𝑉𝑖𝑚𝑎𝑥5 = 2.5 𝑉
during the negative half-cycle as illustrated in Fig 8.
Using (1),
𝑉𝑂1 = 2(0.5 𝑉) − 0.6 𝑉 = 𝟎. 𝟒 𝑽
𝑉𝑂2 = 2(1 𝑉) − 0.6 𝑉 = 𝟏. 𝟒 𝑽
𝑉𝑂3 = 2(1.5 𝑉) − 0.6 𝑉 = 𝟐. 𝟒 𝑽
𝑉𝑂5 = 2(2.5 𝑉) − 0.6 𝑉 = 𝟒. 𝟒 𝑽
C. Half-Wave Voltage Doubler

Fig. 10. Negative Alternation of Half-Wave Voltage Doubler Given that,

𝑉𝑖𝑚𝑎𝑥 = 10 𝑉
Applying Kirchhoff’s law around the loop,
Using (5),
𝑉𝐶1 − 0.7 𝑉 − 𝑉𝐶2 + 𝑉𝑖𝑚𝑎𝑥 = 0
𝑉𝐶2 = 2(10 𝑉) − 1.4 𝑉 = 𝟏𝟖. 𝟖 𝑽
𝑉𝐶2 = 𝑉𝑖𝑚𝑎𝑥 + 𝑉𝐶1 − 0.7 𝑉
IV. SIMULATIONS
Since C1 can’t discharge, the peak voltage on C1 adds
to the secondary voltage to charge C2 to (4), The students used LTspice for simulation. It is a
freeware computer software that implements a SPICE
𝑉𝐶1 = 𝑉𝑖𝑚𝑎𝑥 − 0.7 𝑉 simulator of electronic circuits. It is produced by
𝑉𝐶2 = 𝑉𝑖𝑚𝑎𝑥 + 𝑉𝑖𝑚𝑎𝑥 − 0.7 𝑉 − 0.7 𝑉 semiconductor manufacturer Linear Technology (LTC). [5]

𝑉𝐶2 = 2(𝑉𝑖𝑚𝑎𝑥 ) − 1.4 𝑉 (4)

𝑉𝐶2 = 2(𝑉𝑖𝑚𝑎𝑥 ) − 2𝑉𝑡ℎ (5)
Eqn. (5) shows the equation for half-wave voltage
doubler with diode drop in accordance with the module
used in the experiment. Theoretical values are calculated
and provided to validate the data gathered from the
experiment.
ABESAMIS, ACUÑA, CANAYA, CASTILLO, LANDICHO, OCA 4
ECE 003 – EC42FB1 TECHNOLOGICAL INSTITUTE OF THE PHILIPPINES, QUEZON CITY MIDTERM MAJOR PROJECT
Fig. 14. Input of 500 mV

Fig. 11. LTspice Logo

LTspice has the following benefits: [6]

 Stable SPICE circuit simulation with outperforms
pay-for options. It has unlimited number of nodes,
schematic/symbol editor, waveform viewer, and
library of passive devices. In addition, it is also a Fig. 15. Input of 1 V
great schematic capture.
 Fast simulation of switching mode power supplies
(SMPS). This includes steady state detection, turn
on transient, step response, and efficiency/power
computations.
 Advanced analysis and simulation options
With this, LTspice is one of the best free simulation
software that can be used for the completion of this
experiment.
A. Activity 1: Positive and Negative Clampers
The schematic diagram for positive and negative
clamping are as follows:
Fig. 16. Input of 1.5 V

Fig. 12. Positive Clamping Circuit

Fig. 17. Input of 2.5 V

The students also varied the frequency in order to

understand its effect/s. The peak-to-peak input voltage is 2
V throughout the process.

Fig. 13. Negative Clamping Circuit

To explore further how clamping works, the students

varied the peak-to-peak input voltage of the positive
clamping circuit with a constant frequency of 1 kHz.
Fig. 18. Frequency of 500 Hz

ABESAMIS, ACUÑA, CANAYA, CASTILLO, LANDICHO, OCA 5

ECE 003 – EC42FB1 TECHNOLOGICAL INSTITUTE OF THE PHILIPPINES, QUEZON CITY MIDTERM MAJOR PROJECT
Fig. 23. Half-Wave Voltage Doubler Circuit

V. EXPERIMENTATION
To verify the theories stated in the introduction section,
an actual experiment is done.
Materials, Tools, Equipment and Testing Devices

Fig. 19. Frequency of 2000 Hz

Fig. 20. Frequency of 3000 Hz

Fig. 24. Materials Used in the Actual Experiment

Before anything else, procurement of necessary

materials was done. The following are the materials, tools,
equipment and testing devices used in the experiment:
 De Lorenzo 3155M12
 Signal Generator and Probes
 Oscilloscope and Probes
Fig. 21. Frequency of 4000 Hz  Digital Multimeter
 Connecting Wires
A. Activity 1: Positive and Negative Clampers

Fig. 22. Frequency of 5000 Hz

The results of simulation can be seen in Tables 1-3.

B. Activity 2: Half-Wave Voltage Doubler
The circuit connection for half-wave voltage doubler
can be seen in Fig. 21.

Fig. 25. Circuit Connection for Positive Clamper

First and foremost, the module DL 3155M12 was

prepared and inserted in the console. The main switch was
set to on. The oscilloscope and signal generator were
connected to the module (see Fig. 22). The circuit
connection for positive clamping was done as shown in
Fig. 23.

ABESAMIS, ACUÑA, CANAYA, CASTILLO, LANDICHO, OCA 6

ECE 003 – EC42FB1 TECHNOLOGICAL INSTITUTE OF THE PHILIPPINES, QUEZON CITY MIDTERM MAJOR PROJECT
To start, the peak-to peak input voltage was set to 4 V. Fig. 28. The peak-to-peak voltage is 3 V for 1-kHz frequency.
The results is shown in Fig. 38. After that, the peak-to-peak
voltage and the frequency of the input waveform were
varied. The following figures show the result when the
peak-to-peak voltage is varied with constant frequency of
1 kHz.

Fig. 29. The peak-to-peak voltage is 4 V for 1-kHz frequency.

Fig. 26. The peak-to-peak voltage is 1 V for 1-kHz frequency.

Fig. 30. The peak-to-peak voltage is 5 V for 1-kHz frequency.

The following figures present the result when the

frequency is varied with constant peak-to-peak voltage of
4 V.
Fig. 27. The peak-to-peak voltage is 2 V for 1-kHz frequency.

Fig. 31. The frequency is 500 Hz for 4 V peak-to-peak voltage.

ABESAMIS, ACUÑA, CANAYA, CASTILLO, LANDICHO, OCA 7
ECE 003 – EC42FB1 TECHNOLOGICAL INSTITUTE OF THE PHILIPPINES, QUEZON CITY MIDTERM MAJOR PROJECT

Fig. 32. The frequency is 2 kHz for 4 V peak-to-peak voltage. Fig. 35. The frequency is 5 kHz for 4 V peak-to-peak voltage.

Fig. 36. Circuit Connection for Negative Clamper

Fig. 33. The frequency is 3 kHz for 4 V peak-to-peak voltage.
S1 was set to on as shown in Fig. 34. The diode polarity
is inverted, resulting to Fig. 39. The results of this activity
can be seen in Tables 1-3.
B. Activity 2: Half-Wave Voltage Doubler

Fig. 34. The frequency is 4 kHz for 4 V peak-to-peak voltage.

Fig. 37. Measuring the Direct Voltage at the Ends of Resistance R 1

ABESAMIS, ACUÑA, CANAYA, CASTILLO, LANDICHO, OCA 8

ECE 003 – EC42FB1 TECHNOLOGICAL INSTITUTE OF THE PHILIPPINES, QUEZON CITY MIDTERM MAJOR PROJECT
To begin, module DM 3155M12 was inserted in the
console. Also, the main switch was set to on and the circuit
diagram was connected, with oscilloscope and signal
generator. The oscilloscope was adjusted accordingly.
Without supplying the signal generator, at the half of the
oscilloscope display, the line of channel 1 and channel 2
was superposed.
The signal generator was supplied and the output was
adjusted to 20 Vpk-pk. The output can be seen in Fig. 41. The
direct voltage was measured at the resistance R1 ends by
using a digital multimeter (see Fig. 35). The result is shown
in Table 4.
VI. DATA AND RESULTS
In this section, waveforms and tables, together with its
corresponding waveforms are presented to further
understand the activity.
Fig. 39. Result of Positive Negative in LTspice Simulation
A. Activity 1: Positive and Negative Clampers
The following waveforms are the result of positive and
negative clamping for both LTspice simulation and actual
experiment. Note that the blue waveform corresponds to
the input for simulation. For the experimental data, the
waveform with the cursor on its crest and trough signifies
the input voltage. Also, values for the actual experiment are
not gathered since the oscilloscope used is analog.

Fig. 40. Result of Positive Clamping in Actual Experiment

The signal is pushed upward by the circuit in Fig. 38.

The negative peak of the signal coincides with zero less the
barrier potential.
It can be seen in Fig. 39 that the signal is translated
downwards.
Fig. 38. Result of Positive Clamping in LTspice Simulation Comparing the simulation and actual experiment, the
results are alike except for the minor clippings. In addition,
In Fig. 36, it can be seen that the input is translated the shape of the output waveforms are same as the input
upwards. On the oscilloscope display, the negative half- waveform for Fig. 36-39. The level is shifted either upward
peaks are not perfectly to zero but a small negative voltage or downward. There is also no change in peak-to-peak or
value that corresponds to the diode potential barrier. This rms value. However, there are changes in the peak value
effect is the same as the one that is obtained by adding to due to the clamping action of the circuit.
the input signal a direct-current component.
In Fig. 37, the signal is pushed downward by the circuit. TABLE I. POSITIVE AND NEGATIVE CLAMPING
When the signal is pushed on the negative side, the positive Output Voltage
peak of the input signal coincides with the zero level plus (Vo)
Clamping
the voltage drop of the diode. Action Theoretical Value
LTSpice
Simulation
(Calculated)
(Measured)
Positive Clamping 3.4 V ≈ 3.35 V

Negative Clamping -3.4 V ≈ -3.35 V

ABESAMIS, ACUÑA, CANAYA, CASTILLO, LANDICHO, OCA 9

ECE 003 – EC42FB1 TECHNOLOGICAL INSTITUTE OF THE PHILIPPINES, QUEZON CITY MIDTERM MAJOR PROJECT
The higher the frequency, the better the clamping action is.
In the given table, 5 kHz is the frequency that results to the
best clamping action among the five.
B. Activity 2: Half-Wave Voltage Doubler
The green and yellow waveform correspond to the
output of the half-wave voltage doubler.

Fig. 41. Result of Negative Clamping in Actual Experiment

TABLE II. VARYING THE PEAK-TO-PEAK VOLTAGE DATA

Fig. 42. Result of Half-Wave Voltage Doubler in LTspice Simulation
Output Voltage
Input
(Vo)
Voltage In Fig. 40, the output waveform is not instantaneous.
Theoretical Value LTSpice Simulation
(Vimax)
(Calculated) (Measured) The output increases slowly and eventually settling to
0.5 V 0.4 V - twice the input voltage less the diode drop.
1V 1.4 V ≈ 1.35 V

1.5 V 2.4 V ≈ 2.35 V

2V 3.4 V ≈ 3.35 V

2.5 V 4.4 V ≈ 4.35 V

Table 2 covers the simulation process of positive

clamping wherein the peak-to-peak voltage is varied and
the frequency is constant (1 kHz). It can be seen that as the
amplitude increases, the effect of clamping action becomes
greater. During 0.5 V input voltage, LTspice had no output
voltage simulation result (see Fig. 12). This is mainly
because the input voltage is not sufficient for clamping Fig. 43. Result of Half-Wave Voltage Doubler in Actual Experiment
circuits - the input has larger peak value than the output
(see Fig. 24). The simulation and experiment results are similar. The
output waveform of half-wave voltage doubler is similar to
TABLE III. VARYING THE FREQUENCY DATA half-wave rectifier with filter. However, in half-wave
rectifier with filter, the output voltage amplitude is same as
Remarks
Frequency Period the input voltage amplitude. Meanwhile, the output voltage
(RC Time
(Hz) (mS) amplitude of the half-wave voltage doubler is twice that of
Constant)
the input voltage amplitude.
500 2000 >> 100 ms
TABLE IV. OUTPUT VOLTAGE OF
2000 500 >> 100 ms HALF-WAVE VOLTAGE DOUBLER
3000 333.33 >> 100 ms Uo calculated 18.8 V
4000 250 >> 100 ms Uo measured (simulation) ≈ 18 V
5000 200 >> 100 ms Uo measured (experiment) 20.25 V

Clamping action is affected if the capacitor discharges In accordance with the derived equation in (4) or (5),
during the period of the input wave. If the RC time constant the output garnered and presented in Table 4 is
is 100 times the period, the clamping action is excellent. [4] approximately equal to twice that of input voltage, which
In this experiment, 1000 kHz gives the excellent clamping is 10 V.
action and was used for positive and negative clamping. An
RC time constant of ten times the period will have a small
amount of distortion at the ground level due to the charging
current. [4] In this experiment, this will happen at 100 Hz.
ABESAMIS, ACUÑA, CANAYA, CASTILLO, LANDICHO, OCA 10
ECE 003 – EC42FB1 TECHNOLOGICAL INSTITUTE OF THE PHILIPPINES, QUEZON CITY MIDTERM MAJOR PROJECT
 We were able to determine that the positive clamper
actually shifts the input waveform upward and negative
VII. PROBLEMS ENCOUNTERED AND ACTIONS TAKEN clamper actually shifts the input waveform downward
This section presents the difficulties and impediment depending to the reference position since the graphs from
faced by the students, as well as the corresponding steps both the simulation and the experiment produced results
taken to aid the said complications. that were approximately close to each other.
 The operation of types of voltage multipliers were
really produce an output voltage many times greater than
of the applied input voltage such as voltage doubler
doubles the input voltage, voltage tripler triples the voltage
and so on. This was analyzed both using LTspice
simulation and using the Module DL 3155M12. We
followed the formulas as described in the lab manual. Thus,
we were able to get outputs and computations that were
approximate to the true values.
 Throughout the experiment, we were able to examine
how the diode works in clamping circuit. We concluded
Fig. 44. Clipping in the output voltage is cannot be prevented. that when the diode is in forward biased, the clamping
circuit is positive and if the diode is reversed biased, it is
TABLE V. PROBLEMS ENCOUNTERED AND ACTIONS TAKEN negative clamping circuit. To prove this, we used the
Activity Problems Actions oscilloscope to record the waveforms of each circuits for
No. actual experiment and compare the output waveforms
Encountered Taken measured in simulation.
 We also have inspected how does the clamper used to
 THE STUDENTS TRIED
TO CHANGE THE
for voltage multipliers. Once the voltage source was
BOARD MODULE BUT connected to the circuit the capacitor will store charges.
THERE WAS CLIPPING When the discharging time comes, the voltages coming
IN THE OUTPUT from the capacitor will add to the input voltage so that the
WAVEFORM.
 THE OUTPUT WAVEFORMS output voltage will really increases. The number of stages
 THEY TRIED ON THE
1 WERE CLIPPED AND IT IS
BREADBOARD BUT THE
of series connection of capacitor and diode will decide how
NOT SUPPOSED TO (SEE FIG. many times the input voltage multiplies.
RESULT WAS STILL
42).
THE SAME.
 ANALOG
B. Recommendations
OSCILLOSCOPE For the sake of improving the laboratory experiment
SHOWED LESS used, the students suggest the following:
CLIPPING IN THE
RESULTS. Putting a bias in the circuit allows deeper knowledge in
 THE WAVEFORMS IN THE clamping circuits. This produces a different output based
LTSPICE SIMULATION  THE STUDENTS on the condition of the diode that will help the students to
SHOWED THE LATER WITH ADJUSTED THE SHOWN
RESPECT TO THE PERIOD OF WAVEFORM WITH
analyze electronic circuits even more.
TIME. RESPECT TO ITS The students also recommend to add a demonstration of
2
 THE OUTPUT IN THE PERIOD TO ITS
OSCILLOSCOPE SHOWN WAS STARTING POINT.
voltage tripler and quadrupler circuits. This can help the
CONTINUOUS, THUS THE  THE OSCILLOSCOPE
students increase their knowledge regarding voltage
DESIRED RESULT AT THE WAS SET TO SINGLE multipliers and compare which among them would be the
START OF THE CYCLE WAS SWEEP MODE. best circuit type for a certain industrial application.
NOT SHOWN.
 THE STUDENTS HAD A HARD IX. SUMMARY
2 TIME SETTING THE  20 VPK-PK WAS USED
VOLTAGE TO 15 VPK-PK DUE THROUGHOUT
As a recap, this experiment demonstrated the voltage
TO THE INSTABILITY OF THE ACTIVITY 2. multiplier circuits using positive & negative clamper and
OSCILLOSCOPE. half-wave voltage doubler. The group used the simulation
tool LT Spice as well as module DL 3155M12 to gather
data needed for analyzing the concept of the designated
VIII. CONCLUSIONS AND RECOMMENDATIONS
topic. With the knowledge of basic principles and concepts
After conducting the experiment, the students were able in Electronics with regards to the experiment, the group
to assert the following points. successfully performed the entire task properly. The
simulation and experiment results are similar. The results
A. Conclusions
were as follows: the clamping circuits tends to shifts the
After performing the experiment and obtaining a lot of waveform of the input signal wherein if positive clamping,
output information, the group members conclude the the output waveform shifts above the input signal while the
following: negative clamping below the input signal; and the output
waveform of the voltage doubler circuit is twice of the
ABESAMIS, ACUÑA, CANAYA, CASTILLO, LANDICHO, OCA 11
ECE 003 – EC42FB1 TECHNOLOGICAL INSTITUTE OF THE PHILIPPINES, QUEZON CITY MIDTERM MAJOR PROJECT
input waveform. The resulting waveforms with simple 2. A certain voltage doubler has 20 Vrms on its input.
calculations for certain values were analyzed which What is the output voltage? Draw the circuit, indicating the
provided the students deeper understanding about the output terminals and PIV rating for the diode.
experiment.
The circuit is illustrated as follows,
X. QUESTIONS AND ANSWERS
1. How does a network of clamper circuit perform
voltage multiplication?
The voltage multiplier is made up of capacitors and
diodes which are connected in different configurations.
Voltage multiplier has different stages in which each stages
is made up of one diode and one capacitor. With these
arrangement of diodes and capacitors, it is possible to
produce rectified and filtered output voltage that are larger Fig. 48. Circuit Diagram of Voltage Doubler
than the input AC voltage in terms of amplitude. [3]
Assuming that the diodes are silicon, using (4),
𝑉𝐶2 = 2(20 √2) 𝑉 − 1.4 𝑉
𝑉𝐶2 = 𝟓𝟓. 𝟏𝟕 𝑽
Calculating for the peak inverse voltage of each diode,
[8]

𝑃𝐼𝑉 = 2𝑉𝑝
Fig. 45. Voltage Doubler
𝑃𝐼𝑉 = 2(20√2)
Presented above is the circuit of voltage doubler. Its
operation is discussed in the derivation of output voltage of 𝑷𝑰𝑽 = 𝟓𝟔. 𝟓𝟕 𝑽
the said voltage multiplier circuit. If the output of one
3. Cite common industrial applications of voltage
multiplying circuit is connected to the input of another
multipliers.
(cascading), this increases the DC output voltage in integer
steps to produce voltage triplers, or voltage quadruplers  Power Supplies
circuits, etc, as shown below. o Voltage multipliers are similar in
many ways to rectifiers in that they
convert AC-to-DC voltages for use
in many electrical and electronic
circuit applications such as in
microwave ovens, strong electric
field coils for cathode-ray tubes,
electrostatic and high voltage test
equipment, etc, where it is necessary
to have a very high DC voltage
Fig. 46. Voltage Tripler generated from a relatively low AC
supply.
Basically, for voltage tripler, there are 3 diodes and  CRT TV
capacitors. This can be made by cascading one and a half o The high-voltage supplies for CRTs
voltage multipliers. often use voltage multipliers with the
final-stage smoothing capacitor
formed by the interior and exterior
aqua Daq coatings on the CRT itself.
 TV Receivers
o Triplers were commonly used in
color television receivers to provide
the high voltage for the cathode ray
tube.
Fig. 47. Voltage Quadrupler
TASK DISTRIBUTION
The first voltage multiplier stage makes the output The following sections are fairly distributed to the
voltage twice the input voltage. The second stage doubles students:
the result of the previous stage and gives a dc output equal
to four times the peak input voltage. TABLE VI. DIVISION OF TASKS

Section Member

ABESAMIS, ACUÑA, CANAYA, CASTILLO, LANDICHO, OCA 12

ECE 003 – EC42FB1 TECHNOLOGICAL INSTITUTE OF THE PHILIPPINES, QUEZON CITY MIDTERM MAJOR PROJECT
Abstract Oca REFERENCES
All About Circuits, 'Introduction to Diodes And Rectifiers', 2017.
Introduction Castillo
[Online]. Available: https://www.allaboutcircuits.com/textbook/
Objectives Oca semiconductors/chpt-3/introduction-to-diodes-and-rectifiers/.
[Accessed: 27- Dec- 2017].
Calculations Abesamis Electronics Hub, 'Diode Clippers and Clampers', 2015. [Online].
Available: https://www.electronicshub.org/diode-clippers-and-cla
Simulations Canaya mpers/#Diode_Clampers. [Accessed: 27- Dec- 2017].
Abesamis Physics and Radio Electronics, 'Voltage Multiplier', 2013. [Online].
Experimentation
Castillo Available: http://www.physics-and-radio-electronics.com/electroni
Data and Results Abesamis c-devices-and-circuits/rectifier/voltagemultipliers-voltagedoubler-
tripler-quadrupler.html. [Accessed: 27- Dec- 2017].
Problems Encountered
Acuña Thomas L. Floyd, Electronic Devices (Electron Flow Version), 9th ed.,
and Actions Taken
New Jersey, 2012, pp.44-60.
Conclusions and Canaya
Recommendations Oca Wikipedia, 'LTspice', 2017. [Online] Available: https://en.wikipedia.org/
wiki/LTspice. [Accessed: 29- Dec- 2017].
Summary Castillo
Linear Technology, LTspice IV Getting Started Guide, 2011.
Acuña
Questions and Answers Electronics Tutorials, 'Voltage Multiplier', 2014. [Online] Available:
Canaya
http://www.electronics-tutorials.ws/blog/voltage-multiplier-
circuit.html. [Accessed: 30- Dec- 2017].
Each members contributed to the completion of this DAEnotes, 'Voltage Multiplier', 2017. [Online] Available: http://www.
daenotes.com/electronics/devices-circuits/voltage-multiplier.
laboratory report. [Accessed: 30- Dec- 2017].

ABESAMIS, ACUÑA, CANAYA, CASTILLO, LANDICHO, OCA 13