Ieee Tfet
Ieee Tfet
Ieee Tfet
Kota Vinay Mishra Vishal Khairnar Nirman Dr. Sri Adibhatla Sridevi
VLSI Design VLSI Design VLSI Design Department of Micro and
VIT University, Vellore VIT University, Vellore VIT University, Vellore Nano Electronics
Kota.vinay2019@gmail.com Mishra.vishal1996@gmail.c nirmankhairnar7@gmail.co VIT University, Vellore
om m
SIMULATION RESULTS:
CONCLUSION:
The proposed 8T SRAM cell can be very useful for ultra-low power
applications operating voltage of 0.1V with reduced delay. The con-
ventional 8T SRAM cell is modified in two ways to optimize power
and delay. First, 8T with Read assist technique and second, 8T
SRAM using two Extra pass transistors.
ACKNOWLEDGMENT:
.
REFERENCES: