Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
Scribd Logo
Upload

Welcome to Scribd!

  • 1K views

    Digital Electronics Circuits: Experiment: 9

    Uploaded by

    movab
    The document discusses asynchronous and synchronous counters. It describes: 1) Asynchronous counters use flip-flops that are triggered by the output of the previous flip-flop, leading to spikes. Synchronous counters avoid this by triggering all flip-flops together with a clock signal. 2) An experiment to build 3-bit asynchronous and synchronous counters using IC 7476 flip-flops and study their truth tables and designs. 3) The components, theory, and procedures needed to construct mod-8 up/down asynchronous counters and a mod-5 synchronous counter.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd

    Digital Electronics Circuits: Experiment: 9

    Uploaded by

    movab
    1K views4 pages
    The document discusses asynchronous and synchronous counters. It describes: 1) Asynchronous counters use flip-flops that are triggered by the output of the previous flip-flop, leading to spikes. Synchronous counters avoid this by triggering all flip-flops together with a clock signal. 2) An experiment to build 3-bit asynchronous and synchronous counters using IC 7476 flip-flops and study their truth tables and designs. 3) The components, theory, and procedures needed to construct mod-8 up/down asynchronous counters and a mod-5 synchronous counter.

    Original Description:

    sem 3 counters stld experiment

    Original Title

    up down counters

    Copyright

    © © All Rights Reserved

    Available Formats

    PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    The document discusses asynchronous and synchronous counters. It describes: 1) Asynchronous counters use flip-flops that are triggered by the output of the previous flip-flop, leading to spikes. Synchronous counters avoid this by triggering all flip-flops together with a clock signal. 2) An experiment to build 3-bit asynchronous and synchronous counters using IC 7476 flip-flops and study their truth tables and designs. 3) The components, theory, and procedures needed to construct mod-8 up/down asynchronous counters and a mod-5 synchronous counter.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Download as pdf or txt
    1K views4 pages

    Digital Electronics Circuits: Experiment: 9

    Uploaded by

    movab
    The document discusses asynchronous and synchronous counters. It describes: 1) Asynchronous counters use flip-flops that are triggered by the output of the previous flip-flop, leading to spikes. Synchronous counters avoid this by triggering all flip-flops together with a clock signal. 2) An experiment to build 3-bit asynchronous and synchronous counters using IC 7476 flip-flops and study their truth tables and designs. 3) The components, theory, and procedures needed to construct mod-8 up/down asynchronous counters and a mod-5 synchronous counter.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Download as pdf or txt
    of 4

    Digital Electronics Circuits 2017

    EXPERIMENT: 9
    STUDY OF COUNTERS
    I. STUDY OF ASYNCHRONOUS COUNTER
    AIM: To design and test 3-bit binary asynchronous counter using flip-flop IC
    7476 for the given sequence.
    LEARNING OBJECTIVE:
    To learn about Asynchronous Counter and its application
    To learn the design of asynchronous up counter and down counter
    COMPONENTS REQUIRED:
    IC 7476, Patch Cords & IC Trainer Kit
    THEORY:
    A counter in which each flip-flop is triggered by the output goes to previous
    flip-flop. As all the flip-flops do not change state simultaneously spike occur at the
    output. To avoid this, strobe pulse is required. Because of the propagation delay
    the operating speed of asynchronous counter is low. Asynchronous counter are
    easy and simple to construct.
    Design:
    MOD-8 UP COUNTER

    Lab Manual EC37L Page 36


    Digital Electronics Circuits 2017
    MOD_5 UP COUNTER
    CIRCUIT DIAGRAM:

    MOD-8 DOWN COUNTER


    CIRCUIT DIAGRAM:

    Lab Manual EC37L Page 37


    Digital Electronics Circuits 2017
    TRUTH TABLE
    CLK QC QB QA
    0 1 1 1
    1 1 1 0
    2 1 0 1
    3 1 0 0
    4 0 1 1
    5 0 1 0
    6 0 0 1
    7 0 0 0
    8 1 1 1

    PROCEDURE:
    1. Check the components for their working.
    2. Insert the appropriate IC into the IC base.
    3. Rig up the circuit as shown in the logic circuit diagram.
    4. Apply various input data to the logic circuit via the input logic switches.
    5. Note down the corresponding output and verify the truth table.

    Note: Write the pin numbers of each gate and also write the intermediate expressions.
    RESULT:

    Lab Manual EC37L Page 38


    Digital Electronics Circuits 2017

    II. SYNCHRONOUS COUNTERS

    AIM:
    To design and test 3-bit binary synchronous counter using flip-flop IC 7476 for the
    given sequence.

    LEARNING OBJECTIVE:
    To learn about synchronous Counter and its application
    To learn the design of synchronous counter

    COMPONENTS REQUIRED:
    IC 7476, Patch Cords & IC Trainer Kit

    THEORY:
    A counter in which each flip-flop is triggered by the output goes to previous flip-
    flop. As all the flip-flops do not change states simultaneously in asynchronous counter,
    spike occur at the output. To avoid this, strobe pulse is required. Because of the propagation
    delay the operating speed of asynchronous counter is low. This problem can be solved by
    triggering all the flip-flops in synchronous with the clock signal and such counters are called
    synchronous counters.

    Design:

    MOD 5 COUNTERS:

    Present
    TRUTH TABLE: count next count
    QC QB QA QC QB QA QC QB QA
    0 0 0 0 0 0 0 0 1
    0 0 1 0 0 1 0 1 0
    0 1 0 0 1 0 0 1 1
    0 1 1 0 1 1 1 0 0
    1 0 0 1 0 0 0 0 0
    0 0 0
    JK FF excitation table:

    Q Q+ J K
    0 0 0 X
    0 1 1 X
    1 0 X 1
    1 1 X 0

    Lab Manual EC37L Page 39

    You might also like