Jay Gadesha D2D-40

Jay Gadesha D2D-40

Government Engineering College

Sec-28 Gandhinagar

Certificate

This is to certify that

Mr./Ms. …Jay Gadesha…. of class B

Division …B3……, Enrollment No. -
D2D-40. Has

Satisfactorily completed his/her term work

in
Digital Fundamentals (DF) 3130704 Subject for
the term ending 8th December 2021.

Date: - 24/11/2021
Contents:
Jay Gadesha D2D-40

1. Institute Vision/ Mission

2. Department Vision/ Mission
3. POs
4. Program Educational Outcomes (PEO)
5. Assignments
6. Practical
Jay Gadesha D2D-40

Institute Vision/Mission

Vision:
To be a premier engineering institution, imparting
quality education for innovative solutions relevant to
society and environment.

Mission:
To develop human potential to its fullest extent so that
intellectual and innovative engineers can emerge in a
wide range of professions.
To advance knowledge and educate students in
engineering and other areas of scholarship that will
best serve the nation and the world in future.
To produce quality engineers, entrepreneurs and
leaders to meet the present and future needs of
society as well as environment.

Department Vision/Mission
Jay Gadesha D2D-40

Vision: To achieve excellence for providing value based

education in Computer Engineering through innovation, team
work and ethical practices.

Mission:
• To produce computer science and engineering
graduates according to the needs of industry,
government, society and scientific community.
• To develop partnership with industries, government
agencies and R & D Organizations
• To motivate students/graduates to be entrepreneurs.
• To motivate students to participate in reputed
conferences, workshops, symposiums, seminars and
related technical activities.

POs
Engineering Graduates will be able to:
1. Engineering knowledge: Apply the knowledge of
mathematics, science, engineering
fundamentals, and an engineering specialization to the
solution of complex engineering problems.
2. Problem analysis: Identify, formulate, review research
literature, and analyze complex
Jay Gadesha D2D-40

engineering problems reaching substantiated conclusions

using first principles of mathematics, natural sciences,
and engineering sciences.
3. Design/development of solutions: Design solutions for
complex engineering problems
and design system components or processes that meet the
specified needs with appropriate
consideration for the public health and safety, and the
cultural, societal, and environmental considerations.
4. Conduct investigations of complex problems: Use
research-based knowledge and
research methods including design of experiments, analysis
and interpretation of data, and synthesis of the
information to provide valid conclusions.
5. Modern tool usage: Create, select, and apply
appropriate techniques, resources, and
modern engineering and IT tools including prediction and
modelling to complex engineering activities with an
understanding of the limitations.
6. The engineer and society: Apply reasoning informed by
the contextual knowledge to
assess societal, health, safety, legal and cultural issues and
the consequent responsibilities relevant to the
professional engineering practice.
Jay Gadesha D2D-40

7. Environment and sustainability: Understand the impact

of the professional engineering
solutions in societal and environmental contexts, and
demonstrate the knowledge of, and need for
sustainable development.
8. Ethics: Apply ethical principles and commit to
professional ethics and responsibilities and norms of the
engineering practice.
9. Individual and team work: Function effectively as an
individual, and as a member or leader in diverse teams, and
in multidisciplinary settings.

10. Communication: Communicate effectively on complex

engineering activities with the
engineering community and with society at large, such as,
being able to comprehend and
write effective reports and design documentation, make
effective presentations, and give and receive clear
instructions.
11. Project management and finance: Demonstrate
knowledge and understanding of the
engineering and management principles and apply these to
one’s own work, as a member and
leader in a team, to manage projects and in multidisciplinary
environments.
Jay Gadesha D2D-40

12. Life-long learning: Recognize the need for, and have the
preparation and ability to
engage in independent and life-long learning in the broadest
context of technological change.

Program Educational Outcome (PEO)

• To provide students with a strong foundation in the

mathematical, scientific and engineering fundamentals
necessary to formulate, solve and analyze engineering
problems and to prepare them for graduate studies, R&D,
consultancy and higher learning.

• To develop an ability to analyze the requirements of the

software, understand the technical specifications, design and
provide novel engineering solutions and efficient product
designs.
Jay Gadesha D2D-40

• To provide exposure to emerging cutting edge technologies,

adequate training & opportunities to work as teams on
multidisciplinary projects with effective communication skills
and leadership qualities.

• To prepare the students for a successful career and work with

values & social concern bridging the digital divide and meeting
the requirements of Indian and multinational companies.

• To promote student awareness on the life-long learning and to

introduce them to professional ethics and codes of professional
practice
PSO
By the completion of Computer Engineering program, the student
will have following Program specific outcomes.

• Design, develop, test and evaluate computer based systems by

applying standard software engineering practices and strategies
in the area of algorithms, web design, data structure, and
computer network

• Apply knowledge of ethical principles required to work in a

team as well as to lead a team

Assignment-1 Module-1

(1) State and explain De Morgan’s theorems with truth

tables.
-> DeMorgan’s First Law
Jay Gadesha D2D-40

DeMorgan’s First law proves that when two (or more)

input variables are AND ’ed and negated, they are equivalent
to the OR of the complements of the individual variables. Thus,
(A.B)’ = A’+B’

Inputs Truth Table Outputs For Each Term

B A A.B A.B A B A+B

0 0 0 1 1 1
1

0 1 0 1 0 1
1

1 0 0 1 1 0
1

1 1 1 0 0 0 0

-> DeMorgan’s Second Law

DeMorgan’s Second law proves that when two (or more)
input variables are OR ’ed and negated, they are equivalent
to the AND of the complements of the individual variables.
Thus,
Jay Gadesha D2D-40

(A+B)’ = A’.B’

Inputs Truth Table Outputs For Each Term

B A
A+B A+B A B A.B

0 0 0 1 1 1 1

0 1 1 0 0 1
0

1 0 1 0 1 0
0

1 1 1 0 0 0
0

(2) Simply Boolean Function : F=A'B'C+A'BC+AB’

Jay Gadesha D2D-40

F = A’B’C + A’BC + AB’

F = A’C(B + B’) + AB’
F = A’C + AB’ [B + B’ = 1]

Assignment-2
Module-2
Jay Gadesha D2D-40

(1) Explain Logic Gates with diagram.

1. AND Gate:
In AND Gate the output is "true" when both
inputs are "true." Otherwise, the output is "false." In
other words, the output is 1 only when both inputs
one AND two are 1.
The logic symbol & truth table are shown in
below figure.
Notation: C = A . B (A AND B)

2. OR Gate:
In OR gate the output is "true" if either or
both of the inputs are "true." If both inputs
are "false," then the output is "false." In other
words, for the output to be 1, at least input
one OR two must be 1.
Jay Gadesha D2D-40

The logic symbol & truth table are shown

in below figure.
Notation: C = A + B

3. NOT Gate:
A logical inverter, sometimes called a NOT
gate, has only one input. It reverses the logic state.
If the input is 1, then the output is 0. If the input is
0, then the output is 1.
The logic symbol & truth table are shown in
below figure.
Notation: C = A’
Jay Gadesha D2D-40

4. NAND Gate:
The NAND gate operates as an AND gate
followed by a NOT gate. The output is "false" if
both inputs are "true." Otherwise, the output is
"true."
The logic symbol & truth table are shown in
below figure.
Notation: C = (A*B)’
Jay Gadesha D2D-40

5. NOR Gate:
The NOR gate is a combination OR gate
followed by an inverter. Its output is "true" if both
inputs are "false." Otherwise, the output is "false."
The logic symbol & truth table are shown in
below figure.
Notation: C = (A+B)’
Jay Gadesha D2D-40

6. XOR Gate:
XOR or Ex-OR gate is a special type of gate. It can
be used in the half adder, full adder and subtractor. The
exclusive-OR gate is abbreviated as EX-OR gate or
sometime as X-OR gate.
The logic symbol & truth table are shown in
below figure.
Notation: C = shown below.
Jay Gadesha D2D-40

7. XNOR Gate:
XNOR gate is a special type of gate. It can be
used in the half adder, full adder and subtractor.
The exclusive-NOR gate is abbreviated as EX-NOR
gate or sometime as X-NOR.
The logic symbol & truth table are shown in
below figure.
Notation: C = shown below.
Jay Gadesha D2D-40

(2) Obtain the simplified expressions in sum of

products for the following Boolean Functions:
F(x,y,z) = ∑ (2,3,6,7) F(A,B,C,D) = ∑ (4,6,7,15)
Jay Gadesha D2D-40

Y = BCD + BD’.
Jay Gadesha D2D-40

Assignment-3
Module-3

(1) Design a combinational logic circuit that converts

a decimal digit from the 8-4,-2,-1 code to BCD.
Jay Gadesha D2D-40
Jay Gadesha D2D-40

(2) Design a combinational logic circuit whose input is

four-bit number and whose output is the 2’s
complement of the input number.
Jay Gadesha D2D-40
Jay Gadesha D2D-40

Assignment-4
Module-4

(1) Explain weighted resistor/converter, R-2R Ladder

D/A converter.
-> Weighted Resistor DAC
A weighted resistor DAC produces an analog output, which is
almost equal to the digital (binary) input by using binary
weighted resistors in the inverting adder circuit. In short, a
binary weighted resistor DAC is called as weighted resistor
DAC.
The circuit diagram of a 3-bit binary weighted resistor DAC is
shown in the following figure.
Jay Gadesha D2D-40

The disadvantages of a binary weighted resistor DAC are as

follows −
1. The difference between the resistance values
corresponding to LSB & MSB will increase as the number
of bits present in the digital input increases.
2. It is difficult to design more accurate resistors as the
number of bits present in the digital input increases.
-> R-2R Ladder DAC
The R-2R Ladder DAC overcomes the disadvantages of a
binary weighted resistor DAC. As the name suggests, R-2R
Ladder DAC produces an analog output, which is almost
equal to the digital (binary) input by using a R-2R ladder
network in the inverting adder circuit.
The circuit diagram of a 3-bit R-2R Ladder DAC is shown in
the following figure −
Jay Gadesha D2D-40

The advantages of a R-2R Ladder DAC are as follows −

1. R-2R Ladder DAC contains only two values of resistor: R
and 2R. So, it is easy to select and design more accurate
resistors.
2. If more number of bits are present in the digital input,
then we have to include required number of R-2R
sections additionally.
Jay Gadesha D2D-40

(2) Explain quantization and encoding, parallel

comparator A/D converter.
Quantizing/encoding is the process of mapping the
sampled analog voltage values to discrete voltage
levels, which are then represented by binary numbers
(bits). This is needed because the analog sample
values are real numbers that occur on a
continuum.
That is, for example, if a sine wave of amplitude 1V is
being sampled, the sample values could be any value
between -1V and +1V… an infinite number of
possibilities.
In any digital system, there is only a finite amount of
memory, so only a finite number of values can be
used to represent the samples of the analog signal.
Converting a sample value from the set of infinite
possibilities to one of a finite set of values is called
quantization or quantizing.
These values are referred to as quantization levels.
-> Parallel A/D converter:
The parallel A/D converter is formed of a
series of comparators, each one comparing the
input signal to a unique reference voltage. The
comparator outputs connect to the inputs of a
priority encoder circuit, which then produces a
binary output. The following illustration shows a
3bit flash ADC circuit:
Jay Gadesha D2D-40
Jay Gadesha D2D-40

Assignment -5
Module 5

(1) Explain content addressable memory (CAM).

Content-addressable memory (CAM) is a special type of
computer memory used in certain very-high-speed searching
applications. It is also known as associative memory or
associative storage and compares input search data against a
table of stored data, and returns the address of matching
data.
CAM is frequently used in networking devices where it
speeds up forwarding information base and routing table
operations. This kind of associative memory is also used in
cache memory. In associative cache memory, both address
and content is stored side by side.
When the address matches, the corresponding content
is fetched from cache memory.

(2) Explain charge de coupled device memory (CCD).

Stands for "Charged Coupled Device." CCDs are sensors
used in digital cameras and video cameras to record still and
moving images. The CCD captures light and converts it to
digital data that is recorded by the camera. For this reason, a
CCD is often considered the digital version of film.
Jay Gadesha D2D-40

The quality of an image captured by a CCD depends on

the resolution of the sensor. In digital cameras, the resolution
is measured in Megapixels (or thousands of or pixels.
Therefore, an 8MP digital camera can capture twice as much
information as a 4MP camera. The result is a larger photo
with more detail.
CCDs in video cameras are usually measured by physical
size. For example, most consumer digital cameras use a CCD
around 1/6 or 1/5 of an inch in size. More expensive cameras
may have CCDs 1/3 of an inch in size or larger. The larger the
sensor, the more light it can capture, meaning it will produce
better video in low light settings.
Professional digital video cameras often have three
sensors, referred to as "3CCD," which use separate CCDs for
capturing red, green, and blue hues.