MNL 2173
MNL 2173
MNL 2173
X11SPA-T
USER'S MANUAL
Revision 1.0c
The information in this user’s manual has been carefully reviewed and is believed to be accurate. The manufacturer
assumes no responsibility for any inaccuracies that may be contained in this document, and makes no commitment
to update or to keep current the information in this manual, or to notify any person or organization of the updates.
Please Note: For the most up-to-date version of this manual, please see our website at www.supermicro.com.
Super Micro Computer, Inc. ("Supermicro") reserves the right to make changes to the product described in this manual
at any time and without notice. This product, including software and documentation, is the property of Supermicro and/
or its licensors, and is supplied only under a license. Any use or reproduction of this product is not allowed, except
as expressly permitted by the terms of said license.
IN NO EVENT WILL SUPER MICRO COMPUTER, INC. BE LIABLE FOR DIRECT, INDIRECT, SPECIAL,
INCIDENTAL, SPECULATIVE OR CONSEQUENTIAL DAMAGES ARISING FROM THE USE OR INABILITY TO
USE THIS PRODUCT OR DOCUMENTATION, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
IN PARTICULAR, SUPER MICRO COMPUTER, INC. SHALL NOT HAVE LIABILITY FOR ANY HARDWARE,
SOFTWARE, OR DATA STORED OR USED WITH THE PRODUCT, INCLUDING THE COSTS OF REPAIRING,
REPLACING, INTEGRATING, INSTALLING OR RECOVERING SUCH HARDWARE, SOFTWARE, OR DATA.
Any disputes arising between manufacturer and customer shall be governed by the laws of Santa Clara County in the
State of California, USA. The State of California, County of Santa Clara shall be the exclusive venue for the resolution
of any such disputes. Supermicro's total liability for all claims will not exceed the price paid for the hardware product.
FCC Statement: This equipment has been tested and found to comply with the limits for a Class B digital device
pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful
interference when the equipment is operated in a consumer environment or residential installation. This equipment
generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the
manufacturer’s instruction manual, may cause harmful interference with radio communications. Operation of this
equipment in a residential area is likely to cause harmful interference, in which case you will be required to correct
the interference at your own expense.
California Best Management Practices Regulations for Perchlorate Materials: This Perchlorate warning applies only
to products containing CR (Manganese Dioxide) Lithium coin cells. “Perchlorate Material-special handling may apply.
See www.dtsc.ca.gov/hazardouswaste/perchlorate”.
The products sold by Supermicro are not intended for and will not be used in life support systems, medical equipment,
nuclear facilities or systems, aircraft, aircraft devices, aircraft/emergency communication devices or other critical
systems whose failure to perform be reasonably expected to result in significant injury or loss of life or catastrophic
property damage. Accordingly, Supermicro disclaims any and all liability, and should buyer use or sell such products
for use in such ultra-hazardous applications, it does so entirely at its own risk. Furthermore, buyer agrees to fully
indemnify, defend and hold Supermicro harmless for and against any and all claims, demands, actions, litigation, and
proceedings of any kind arising out of or related to such ultra-hazardous use or sale.
Unless you request and receive written permission from Super Micro Computer, Inc., you may not copy any part of this
document. Information in this document is subject to change without notice. Other products and companies referred
to herein are trademarks or registered trademarks of their respective companies or mark holders.
Preface
3
Super X11SPA-TF/-T User's Manual
Contacting Supermicro
Headquarters
Address: Super Micro Computer, Inc.
980 Rock Ave.
San Jose, CA 95131 U.S.A.
Tel: +1 (408) 503-8000
Fax: +1 (408) 503-8008
Email: marketing@supermicro.com (General Information)
support@supermicro.com (Technical Support)
Website: www.supermicro.com
Europe
Address: Super Micro Computer B.V.
Het Sterrenbeeld 28, 5215 ML
's-Hertogenbosch, The Netherlands
Tel: +31 (0) 73-6400390
Fax: +31 (0) 73-6416525
Email: sales@supermicro.nl (General Information)
support@supermicro.nl (Technical Support)
rma@supermicro.nl (Customer Support)
Website: www.supermicro.nl
Asia-Pacific
Address: Super Micro Computer, Inc.
3F, No. 150, Jian 1st Rd.
Zhonghe Dist., New Taipei City 235
Taiwan (R.O.C)
Tel: +886-(2) 8226-3990
Fax: +886-(2) 8226-3992
Email: support@supermicro.com.tw
Website: www.supermicro.com.tw
4
Table of Contents
Table of Contents
Preface
Chapter 1 Introduction
1.1 Checklist................................................................................................................................7
1.2 Processor and Chipset Overview........................................................................................17
1.3 Special Features.................................................................................................................18
1.4 System Health Monitoring...................................................................................................18
1.5 ACPI Features.....................................................................................................................19
1.6 Power Supply......................................................................................................................20
1.7 Serial Port............................................................................................................................20
1.8 Intel Optane DC Persistent Memory Overview...................................................................20
Chapter 2 Installation
2.1 Static-Sensitive Devices......................................................................................................21
2.2 Processor and Heatsink Installation....................................................................................22
2.3 Motherboard Installation......................................................................................................30
2.4 Memory Support and Installation........................................................................................33
2.5 M.2 SSD Installation............................................................................................................40
2.6 Rear I/O Ports.....................................................................................................................43
2.7 Front Control Panel.............................................................................................................48
2.8 Connectors..........................................................................................................................53
2.9 Jumper Settings..................................................................................................................64
2.10 LED Indicators....................................................................................................................68
Chapter 3 Troubleshooting
3.1 Troubleshooting Procedures...............................................................................................71
3.2 Technical Support Procedures............................................................................................75
3.3 Frequently Asked Questions...............................................................................................76
3.4 Battery Removal and Installation........................................................................................77
3.5 Returning Merchandise for Service.....................................................................................78
5
Super X11SPA-TF/-T User's Manual
6
Chapter 1: Introduction
Chapter 1
Introduction
Congratulations on purchasing your computer motherboard from an industry leader.
Supermicro motherboards are designed to provide you with the highest standards in quality
and performance.
In addition to the motherboard, several important parts that are included in the retail box are
listed below. If anything listed is damaged or missing, please contact your retailer.
1.1 Checklist
Main Parts List
Description Part Number Quantity
Supermicro Motherboard X11SPA-TF/-T 1
I/O Shield MCP-260-00042-0N 1
SATA Cables CBL-0044L 6
GPU to CPU Power Cable CBL-PWEX-0663 1
Quick Reference Guide MNL-2173-QRG 1
M.2 Heatsinks SNK-C0121L-1 4
Important Links
For your system to work properly, please follow the links below to download all necessary
drivers/utilities and the user’s manual for your server.
• Supermicro product manuals: http://www.supermicro.com/support/manuals/
• A secure data deletion tool designed to fully erase all data from storage devices can be
found at our website: https://www.supermicro.com/about/policies/disclaimer.cfm?url=/
wftp/utility/Lot9_Secure_Data_Deletion_Utility/
• If you have any questions, please contact our support team at: support@supermicro.com
This manual may be periodically updated without notice. Please check the Supermicro website
for possible updates to the manual revision level.
7
Super X11SPA-TF/-T User's Manual
Note: All graphics shown in this manual were based upon the latest PCB revision
available at the time of publication of the manual. The motherboard you received may
or may not look exactly the same as the graphics shown in this manual.
8
Chapter 1: Introduction
Universal ID
C
UID-LED UID-SW A
JPWR3
JPL1
JPL2
DIMMC1
DIMMC2 FAN D FAN C FAN6 FAN5 JVRM1
DIMMB1
DIMMB2
X11SPA-TF
DESIGNED IN USA
DIMMA1
DIMMA2
JP5
REV:1.01
LICENSE
BIOS
FAN4
MAC CODE
12V_PUMP_PWR1
MAC CODE
IPMI CODE
M.2-C04
PCI-E 3.0 x4
BAR CODE
C A
LE6
J9702
J9701
PLX FAN3
PEX8747
DIMMD2
DIMMD1
Intel C621 DIMME2
DIMME1
DIMMF2
JOH1-OH JWD1
DIMMF1
JL1 JPG1 JPME2
LE5
C
A
COM2
PCI-E 3.0 x4
M.2-C03
JPI2C1
+
JIPMB1
BATTERY
IPMI
C
M.2-C01
PCI-E 3.0 x4
PCI-E 3.0 x4
M.2-C02
JPWR1
JSD2 JSD1
JTPM1
9
Super X11SPA-TF/-T User's Manual
Quick Reference
USB4/5
HD AUDIO (3.1 Gen1) AUDIO FP
UID-SW LAN2
SLOT3 VGA
UID-LED JPL2 USB6/7 COM1
SLOT2
JSPDIF_OUT SLOT7 (3.1 Gen1)
LEDBMC FAN C USB8/9
JPAC1 SLOT6 IPMI_LAN (3.1 Gen2)
SLOT1 SLOT5 JPWR4 FAN D LAN1
SLOT4
Universal ID
C
UID-LED UID-SW A
JPWR3
CPU SLOT1 PCI-E 3.0 x16
JPWR3
JPL1
JPL2
DIMMC1
DIMMC2 FAN D FAN C FAN6 FAN5 JVRM1
FAN6
FAN5
DIMMB1
DIMMB2
X11SPA-TF
DESIGNED IN USA
DIMMA1
DIMMA2
JP5 JP5
DIMMC1
DIMMC2
DIMMB1
REV:1.01
DIMMB2
DIMMA1
LICENSE
BIOS
DIMMA2
FAN4
MAC CODE
FAN4
12V_PUMP_PWR1
12V_PUMP_PWR1
MAC CODE
IPMI CODE
M.2-C04
PCI-E 3.0 x4
M.2-C04
PCI-E 3.0 x4
CPU
BAR CODE
LE6 C A
LE6
J9702
J9701
J9701/J9702
PLX FAN3
PEX8747 FAN3
DIMMD2
DIMMD2
DIMMD1
Intel C621 DIMME2
DIMME1
DIMMD1
DIMMF2
JL1
JOH1-OH JWD1
DIMMF1
JOH1-OH
JL1 JPG1 JPME2
JPG1 DIMME2
JWD1 DIMME1
JPME2 LE5
LE5 DIMMF2
C
DIMMF1
COM2
COM2
PCI-E 3.0 x4
M.2-C03
JPI2C1
M.2-C03 JPI2C1
PCI-E 3.0 x4 LE4 LE4 LE3 JP4
JP4
A
A C
JD1
+
JIPMB1
BATTERY
IPMI
M.2-C01
JD1
C
PCI-E 3.0 x4
M.2-C02
PCI-E 3.0 x4
M.2-C02
BATTERY
PCI-E 3.0 x4 JTPM1 JPWR1
JPWR1
JSD1
JSD2 JSD1
JTPM1
JSTBY1
JSD2
I-SATA1 I-SATA3 I-SATA5 I-SATA7
I-SATA0 I-SATA2 I-SATA4 I-SATA6 USB10 (3.1) FAN2 LEDPWR JPWR2
JRK1 I-SGPIO2 I-SGPIO1 USB2/3 (3.0) USB11 (3.1) USB3.1 Gen.2
A
JRK1
USB0/1
C
FAN1 JF1
FAN A
I-SATA1 I-SATA3 USB10 FAN2
JIPMB1
I-SATA0 I-SATA2 I-SGPIO2I-SGPIO1 USB0/1 (3.1 Gen2) JSTBY1
I-SATA5 USB11 JPWR2
I-SATA4 I-SATA7 (3.1 Gen2) LE3 LEDPWR
I-SATA6 USB2/3 M.2-C01
(3.1 Gen1) PCI-E 3.0 x4
FAN B
Notes:
• See Chapter 2 for detailed information on jumpers, I/O ports, and JF1 front panel connec-
tions.
• Use only the correct type of onboard CMOS battery as specified by the manufacturer. Do
not install the onboard battery upside down to avoid possible explosion.
10
Chapter 1: Introduction
Connector Description
12V_PUMP_PWR1 12V 4-pin Power Connector for CPU Liquid Cooling Pump
COM1, COM2 COM1: COM Port (Back Panel), COM2: COM Header
PCIe x16 Slots
CPU SLOT1/3/5/7 PCI-E 3.0 x16 *PCIe SLOT1 will change to PCIe x8 link when either M.2-C03 or M.2-C04 is populated with an SSD. PCIe
SLOT1 will be completely disabled when either M.2-C01 or M.2-C02 is populated with an SSD.
CPU SLOT2/4/6 PCI-E 3.0 x8 (in x16) PCIe x16 Slots (PCIe x8 link)
11
Super X11SPA-TF/-T User's Manual
Connector Description
Intel RAID Key Header
JRK1 (VROC) *A VROC hardware key is required to enable an M.2 RAID card.
12
Chapter 1: Introduction
Motherboard Features
Motherboard Features
CPU
• Supports a single Intel Xeon Scalable-SP series processor with up to 28 cores and a thermal design power (TDP) of up
to 205W
Notes: 1. The X11SPA-TF/-T does not support FPGA or Fabric processors. 2. X11SPA-TF supports 2nd Gen Intel
Xeon Scalable-SP (82xx/62xx/52xx/42xx/32xx series) processors. X11SPA-T supports 2nd Gen Intel Xeon Scalable-
SP (82xx/62xx/52xx/42xx/32xx series) and Intel Xeon W-32xx series processors.
Memory
• Up to 768GB of RDIMM, 3TB of 3DS RDIMM, 1.5TB of LRDIMM, and 3TB of 3DS LRDIMM DDR4 (288-pin) ECC memory
with speeds of up to 2933 MHz (2DPC) in twelve memory slots. (1DPC and 2DPC are recommended for memory
installation. Only selected 2nd Gen Intel Xeon Scalable-SP processors support Intel Optane™ DC Persistent memory
modules.)
DIMM Size
• Up to 128GB at 1.2V
Note: For the latest CPU/memory updates, please refer to our website at http://www.supermicro.com/products/
motherboard.
Chipset
Expansion Slots
Network
• One Intel Ethernet Controller I210-AT
• One Aquantia® AQC107 10G Ethernet Controller
• One Realtek RTL8211E PHY (dedicated IPMI)
Graphics
13
Super X11SPA-TF/-T User's Manual
Motherboard Features
I/O Devices
• One serial port on the rear I/O panel (COM1)
• Serial (COM) Port
• One front accessible serial port header (COM2)
• SATA 3.0 • Eight SATA 3.0 ports at 6 Gb/s (I-SATA0~7 with RAID 0, 1, 5, 10)
• Video (VGA) Port • One VGA connection on the rear I/O panel
Peripheral Devices
• Two front accessible USB 2.0 connections via one header (USB0/1)
• Two front accessible USB 3.1 Gen1 connections via one header (USB2/3)
• Four USB 3.1 Gen1 ports on the rear I/O panel (USB4/5, USB6/7)
• Two USB 3.1 Gen2 ports on the rear I/O panel (USB8/9)
• One front accessible USB 3.1 Gen2 header (USB10)
• One front accessible USB 3.1 Gen2 port (USB11: Type A)
BIOS
• 256Mb AMI BIOS® SPI Flash BIOS
• ACPI 6.0, Plug and Play (PnP), BIOS rescue hot-key, riser card auto detection support, and SMBIOS 3.0 or later
Power Management
• ACPI power management
• Power button override mechanism
• Power-on mode for AC power recovery
• Wake-on-LAN
• Power supply monitoring
Fan Control
• Fan status monitoring via IPMI connections
• Single cooling zone
• Multi-speed fan control via onboard BMC
• Ten 4-pin fan headers and one 12V pump connector
System Management
• Trusted Platform Module (TPM) support
• SuperDoctor® 5
• Chassis Intrusion header and detection
• Server Platform Service
14
Chapter 1: Introduction
Motherboard Features
LED Indicators
• Onboard Power LED
• UID LED
• BMC Heartbeat LED
• M.2 LED
Dimensions
Note 1: The CPU maximum thermal design power (TDP) is subject to chassis and
heatsink cooling restrictions. For proper thermal management, please check the chas-
sis and heatsink specifications for proper CPU TDP sizing.
Note 2: For IPMI configuration instructions, please refer to the Embedded IPMI Con-
figuration User's Guide available at http://www.supermicro.com/support/manuals/.
Note 3: If you purchase a Supermicro Out of Band (OOB) software license key
(Supermicro P/N: SFT-OOB-LIC), please DO NOT change the IPMI MAC address.
Note 4: X11SPA-T does not support Out of Band (OOB) flash BIOS.
15
Super X11SPA-TF/-T User's Manual
Figure 1-3.
System Block Diagram
VR13
VCCP0 12V 6+1+1 PHASE
VPP (2.625) 5v
VDDQ (1.2) 12v 4 x M.2 SOCKET SSD 205W
VTT_M (0.6) DDR4 (CHA)
DIMMA1
x4 x4 x4 x4 2133/2666 (2933) MHz
PCI-E x16 G3 DIMMA2
IT8898*8 DDR4 (CHB)
DIMMB1
x16 2133/2666 (2933) MHz
DIMMB2
PCI-E x16
DDR4 (CHC)
SLOT 1 INTEL LGA3647 DIMMC1
PCI-E x16 G3 2133/2666 (2933) MHz
DIMMC2
PEX8747 (Socket-P0) DDR4 (CHD)
DIMMD1
x16 2133/2666 (2933) MHz
x8 DIMMD2
SATA
SLOT 7
PCI-E x4 G2
RJ45(+U30*2) LAN2 AQC107(10Gb) #8-11
PCI-E x1 G2
RJ45(+U31*2) LAN1 Springville i210AT #6
Front Panel
Note: This is a general block diagram and may not exactly represent the features on
your motherboard. See the previous pages for the actual specifications of your moth-
erboard.
16
Chapter 1: Introduction
• SPI Enhancements
• Intel Node Manager 3.0 for advanced power monitoring, capping, and management for
BMC enhancement (see note below).
• BMC supports remote management, virtualization, and the security package for enterprise
platforms
Note: Node Manager support depends on the power supply used in your system.
• Hot plug and enclosure management with Intel Volume Management Device (Intel VMD)
• Rich set of available IOs with increased PCIe lanes (48 lanes)
17
Super X11SPA-TF/-T User's Manual
New Features Supported by the 2nd Gen Intel Xeon Scalable-SP Processors
The 2nd Gen Intel Xeon Scalable-SP processors support the following features:
• Higher performance for a wider range of workloads with per-core performance increase
• Support of OptaneTM DC Persistent Memory (DCPMM) with affordable, persistent, and large
capacity (Refer to Section 1.8 for more details.)
• Vector Neutral Network Instruction (VNNI) support for Accelerate Deep Learning & Artificial
Intelligence (AI) workloads
• Speed Select Technology provides multiple CPU profiles that can be set in the BIOS (This
feature is available on selected CPU SKUs)
Note: Support for 2933MHz memory and DCPMM memory is dependent on the CPU
SKU.
18
Chapter 1: Introduction
19
Super X11SPA-TF/-T User's Manual
It is strongly recommended that you use a high quality power supply that meets ATX power
supply Specification 2.02 or above. It must also be SSI compliant. For more information,
please refer to the website at http://www.ssiforum.org/.
20
Chapter 2: Installation
Chapter 2
Installation
Precautions
• Use a grounded wrist strap designed to prevent static discharge.
• Touch a grounded metal object before removing the board from the antistatic bag.
• Handle the motherboard by its edges only; do not touch its components, peripheral chips,
memory modules, or gold contacts.
• Put the motherboard and peripherals back into their antistatic bags when not in use.
• For grounding purposes, make sure that your computer chassis provides excellent conduc-
tivity between the power supply, the case, the mounting fasteners, and the motherboard.
• Use only the correct type of onboard CMOS battery. Do not install the onboard battery
upside down to avoid possible explosion.
Unpacking
The motherboard is shipped in antistatic packaging to avoid static damage. When unpacking
the motherboard, make sure that the person handling it is static protected.
21
Super X11SPA-TF/-T User's Manual
• Unplug the AC power cord from all power supplies after shutting down the system.
• Check that the plastic protective cover is on the CPU socket and none of the socket pins
are bent. If they are, contact your retailer.
• When handling the processor, avoid touching or placing direct pressure on the LGA lands
(gold contacts). Improper installation or socket misalignment can cause serious damage
to the processor or CPU socket, which may require manufacturer repairs.
• All graphics in this manual are for illustrations only. Your components may look different.
Non-Fabric Model
22
Chapter 2: Installation
1. Non-F Processor
2. Processor Carrier
2. CPU Socket
23
Super X11SPA-TF/-T User's Manual
2. Processor Carrier
3. Non-F Processor
Bottom View
24
Chapter 2: Installation
2. Using the triangles as a guide, carefully align and place Point A of the processor into
Point A of the carrier. Then gently flex the other side of the carrier for the processor to fit
into Point B.
3. Examine all corners to ensure that the processor is firmly attached to the carrier.
Pin 1
B
Align Point A of the CPU and
Point A of the Processor Carrier
Processor Carrier
A (Upside Down)
Align CPU Pin 1
Allow carrier to
latch onto CPU
Allow carrier to
latch onto CPU
Pin 1
25
Super X11SPA-TF/-T User's Manual
2. Turn the heatsink over with the thermal grease facing up. Hold the processor carrier
assembly so the processor's gold contacts are facing up, then align the triangle on the
assembly with hole 1 of the heatsink. Press the processor carrier assembly down. The
plastic clips of the assembly will lock outside of holes 1 and 2, while the remaining clips
will snap into their corresponding holes.
3. Examine all corners to ensure that the plastic clips on the processor carrier assembly
are firmly attached to the heatsink.
1 2
Triangle on the
Processor Carrier
Heatsink
(Upside Down) 1
Remaining plastic clips snap
into the other corner holes
2 of the heatsink
1
Plastic clips 1 and 2 lock
outside the heatsink’s
mounting holes
26
Chapter 2: Installation
Socket Pins
27
Super X11SPA-TF/-T User's Manual
2. Make sure all four holes of the heatsink are aligned with the socket before gently placing
the heatsink on top.
4. Examine all corners to ensure that the PHM is firmly attached to the socket.
Oval C
Use a torque
of 12 lbf-in
Oval D Large Guide Post
T30 Torx Screwdriver
#4
#1 #2
28
Chapter 2: Installation
#4
#2
#1
#3
CPU Socket
29
Super X11SPA-TF/-T User's Manual
Tools Needed
Universal ID
C
UID-LED UID-SW A
JPWR3
JPL1
JPL2
DIMMC1
DIMMC2 FAN D FAN C FAN6 FAN5 JVRM1
DIMMB1
DIMMB2
X11SPA-TF
DESIGNED IN USA
DIMMA1
DIMMA2
JP5
REV:1.01
LICENSE
BIOS
FAN4
MAC CODE
12V_PUMP_PWR1
MAC CODE
IPMI CODE
M.2-C04
PCI-E 3.0 x4
BAR CODE
C A
LE6
J9702
J9701
PLX FAN3
PEX8747
DIMMD2
DIMMD1
Intel C621 DIMME2
DIMME1
DIMMF2
JOH1-OH JWD1
DIMMF1
JL1 JPG1 JPME2
LE5
C
A
COM2
PCI-E 3.0 x4
M.2-C03
JPI2C1
+
JIPMB1
BATTERY
IPMI
C
M.2-C01
PCI-E 3.0 x4
PCI-E 3.0 x4
M.2-C02
JPWR1
JSD2 JSD1
JTPM1
30
Chapter 2: Installation
Note 1: To avoid damaging the motherboard and its components, please do not use
force greater than 8 lbf·in on each mounting screw during motherboard installation.
Note 2: Some components are very close to the mounting holes. Please take
precautionary measures to avoid damaging these components when installing the
motherboard to the chassis.
Note 3: Before assembling the motherboard, pay attention to the location of mounting
holes. Please select the chassis which fits the mounting hole locations of this
motherboard. Refer to the illustration below for the location details.
31
Super X11SPA-TF/-T User's Manual
2. Locate the mounting holes on the motherboard. See the previous page for the location.
3. Locate the matching mounting holes on the chassis. Align the mounting holes on the
motherboard against the mounting holes on the chassis.
5. Install the motherboard into the chassis carefully to avoid damaging other motherboard
components.
6. Using the Phillips screwdriver, insert a pan head #6 screw into a mounting hole on the
motherboard and its matching mounting hole on the chassis.
Note: Images displayed are for illustration only. Your chassis or components might look
different from those shown in this manual.
32
Chapter 2: Installation
Important: Exercise extreme care when installing or removing DIMM modules to pre-
vent any possible damage.
Memory Support
The X11SPA-TF/-T supports up to 768GB of ECC RDIMM, 3TB of 3DS RDIMM, 1.5TB
of LRDIMM, and 3TB of 3DS LRDIMM DDR4 (288-pin) ECC memory with speeds of up
to 2933MHz in 12 memory slots. Refer to the tables below for the recommended DIMM
population order and additional memory information. (1DPC and 2DPC are recommended
for memory installation. Only selected 2nd Gen Intel Xeon Scalable-SP processors support
Intel DC Persistent memory.)
Note: Support for 2933MHz memory and DCPMM memory is dependent on the CPU
SKU.
2. Using unbalanced memory topology such as populating two DIMMs in one channel while
populating one DIMM in another channel on the same motherboard will result in reduced
memory performance.
3. Populating memory slots with a pair of DIMM modules of the same type and size will
result in interleaved memory, which will improve memory performance.
33
Super X11SPA-TF/-T User's Manual
Ranks Per DIMM & 1 Slot Per Channel 2 Slots Per Channel
Type
Data Width 1DPC (1-DIMM 1DPC (1-DIMM Per 2DPC (2-DIMM Per
DRAM Density
Per Channel) Channel) Channel)
4Gb* 8Gb 1.2 V 1.2 V 1.2 V
RDIMM SRx4 4GB 8GB 2666 2666 2666
RDIMM SRx8 8GB 16GB 2666 2666 2666
RDIMM DRx8 8GB 16GB 2666 2666 2666
RDIMM DRx4 16GB 32GB 2666 2666 2666
RDIMM 3Ds QRX4 N/A 2H-64GB 2666 2666 2666
RDIMM 3Ds 8RX4 N/A 4H-128GB 2666 2666 2666
LRDIMM QRx4 32GB 64GB 2666 2666 2666
LRDIMM 3Ds QRX4 N/A 2H-64GB 2666 2666 2666
LRDIMM 3Ds 8Rx4 N/A 4H-128GB 2666 2666 2666
34
Chapter 2: Installation
Number of Channels 1, 2, 3, 4, 5, or 6
Number of DIMMs per Channel 1DPC (1 DIMM Per Channel) or 2DPC (2 DIMMs Per Channel)
DIMM Construction non-3DS RDIMM Raw Cards: A/B (2Rx4), C (1Rx4), D (1Rx8), E (2Rx8)
3DS RDIMM Raw Cards: A/B (4Rx4)
non-3DS LRDIMM Raw Cards: D/E (4Rx4)
3DS LRDIMM Raw Cards: A/B (8Rx4)
35
Super X11SPA-TF/-T User's Manual
Memory Population
M e m o r y P o p u l a t i o n Ta b l e f o r t h e X 11 S PA - T / - T F ( w / 1 2 S l o t s ) b a s e d o n t h e
81xx/61xx/51xx/41xx/31xx and 82xx/62xx/52xx/42xx/32xx Platforms (W-32xx is supported by
X11SPA-T only)
36
Chapter 2: Installation
DCPMM (Intel Optane™ DC Persistent Memory Modules) Population Table for the X11SPA-
T/-TF Motherboards (w/12 Slots) based on the 82xx/62xx/52xx/42xx Platform
Symmetric Population within 1 CPU Socket
Channel
Modes P1-DIMMF1 P1-DIMMF2 P1-DIMME1 P1-DIMME2 P1-DIMMD1 P1-DIMMD2 P1-DIMMA2 P1-DIMMA1 P1-DIMMB2 P1-DIMMB1 P1-DIMMC2 P1-DIMMC1
Config.
AD DRAM1 DCPMM DRAM1 DCPMM DRAM1 DCPMM DCPMM DRAM1 DCPMM DRAM1 DCPMM DRAM1 2-2-2
MM DRAM1 DCPMM DRAM1 DCPMM DRAM1 DCPMM DCPMM DRAM1 DCPMM DRAM1 DCPMM DRAM1 2-2-2
AD + MM DRAM3 DCPMM DRAM3 DCPMM DRAM3 DCPMM DCPMM DRAM3 DCPMM DRAM3 DCPMM DRAM3 2-2-2
AD + MM DRAM3 - DRAM3 DCPMM DRAM3 DCPMM DCPMM DRAM3 DCPMM DRAM3 - DRAM3 2-2-1
AD DCPMM - DRAM1 DRAM1 DRAM1 DRAM1 DRAM1 DRAM1 DRAM1 DRAM1 - DCPMM 2-2-1
Note: DDR4 single rank x8 is not available for DCPMM Memory Mode or App-Direct Mode.
Legend (for the first two tables above)
Capacity
DCPMM Any Capacity (Uniformly for all channels for a given configuration)
37
Super X11SPA-TF/-T User's Manual
• Only populate DIMMA2 and DIMMD2 if the extra memory support is needed.
• Always use DDR4 memory of the same type, size, and speed.
• Mixed DIMM speeds can be installed. However, all DIMMs will run at the speed of the
slowest DIMM.
• The motherboard will support odd-numbered modules (one or three modules installed).
However, to achieve the best memory performance, a balanced memory population is
recommended.
Universal ID
C
UID-LED UID-SW A
JPWR3
JPL1
JPL2
DIMMC1
DIMMC2 FAN D FAN C FAN6 FAN5 JVRM1
DIMMB1
DIMMB2
X11SPA-TF
DESIGNED IN USA
DIMMA1
DIMMA2
JP5
DIMMC1
DIMMC2
DIMMB1
REV:1.01
DIMMB2
LICENSE
BIOS
DIMMA1
DIMMA2
FAN4
MAC CODE
12V_PUMP_PWR1
MAC CODE
IPMI CODE
M.2-C04
PCI-E 3.0 x4
BAR CODE
C A
LE6
J9702
J9701
PLX FAN3
PEX8747
DIMMD2
Intel C621
DIMMD1
DIMME2
DIMME1
DIMMD2
DIMMF2
DIMMD1
JOH1-OH JWD1
DIMMF1
JL1 JPG1 JPME2
DIMME2
LE5
C
DIMME1
DIMMF2
A
COM2
DIMMF1
PCI-E 3.0 x4
M.2-C03
JPI2C1
+
JIPMB1
BATTERY
IPMI
C
M.2-C01
PCI-E 3.0 x4
PCI-E 3.0 x4
M.2-C02
JPWR1
JSD2 JSD1
JTPM1
38
Chapter 2: Installation
JPWR3
JPL1
JPL2
DIMMC1
DIMMC2 FAN D FAN C FAN6 FAN5 JVRM1
DIMMB1
X11SPA-TF
DESIGNED IN USA
DIMMA1
DIMMA2
JP5
REV:1.01
LICENSE
BIOS
FAN4
MAC CODE
2. Push the release tabs outwards on both
12V_PUMP_PWR1
ends of the DIMM slot to unlock it.
MAC CODE
IPMI CODE
M.2-C04
PCI-E 3.0 x4
BAR CODE
C A
LE6
J9702
J9701
receptive point on the memory slot.
PLX FAN3
PEX8747
DIMMD2
DIMMD1
Intel C621 DIMME2
DIMME1
DIMMF2
JOH1-OH JWD1
DIMMF1
COM2
PCI-E 3.0 x4
M.2-C03
JPI2C1
module straight down into the slot until the LE4
A
LE3
A
C
JP4
JD1
+
JIPMB1
BATTERY
IPMI
C
M.2-C01
PCI-E 3.0 x4
PCI-E 3.0 x4
M.2-C02
module snaps into place.
JPWR1
JSD2 JSD1
JTPM1
I-SATA1 I-SATA3 I-SATA5 I-SATA7 JSTBY1
I-SATA0 I-SATA2 I-SATA4 I-SATA6 USB10 (3.1) FAN2 LEDPWR JPWR2
JRK1 I-SGPIO2 I-SGPIO1 USB2/3 (3.0) USB11 (3.1) USB3.1 Gen.2
A
USB3.1 Gen.1 USB3.1 Gen.2
USB0/1
C
1
DIMM Removal
Press both release tabs on the ends of the
Receptive Point
DIMM module to unlock it. Once the DIMM
module is loosened, remove it from the Notches
memory slot.
Release Tabs
39
Super X11SPA-TF/-T User's Manual
The X11SPA-TF/T motherboard has four M.2 PCIe 3.0 sockets that support 2260, 2280,
2 and
22110 SSD modules. By default, two standoffs are pre-installed into the positions of 2280
and 22110 mounting holes. Follow the steps below to install the M.2 SSD module according
to the length specification of the M.2 module.
2280 2280
22110 22110
1. To install a 2280 SSD module, insert it 2. With the cutoff circle at the end of the
into the slot at a 30 degree angle and press module aligned with the standoff, tighten
down. the screw to secure the module. Go to the
section of heatsink installation to complete
the installation.
40
Chapter 2: Installation
2260
2260
2280
2280
1 2
22110 22110
1. Loose and relocate the screw from the 2. Re-install the standoff to the screw
position of 2280 to 2260 mounting hole on located at the position of 2260 mounting
the bottom of the motherboard. hole on the motherboard.
1 2
2260
2260
22110 22110
3. To install a 2260 SSD module, insert it 4. With the cutoff circle at the end of the
into the slot at a 30 degree angle and press module aligned with the standoff, tighten
down. the screw to secure the module. Go to the
section of heatsink installation to complete
the installation.
41
Super X11SPA-TF/-T User's Manual
2260
2280 1
2
1. To install a 22110 SSD module, insert it 2. Go to the section of heatsink installation
into the M.2 socket at a 30 degree angle to complete the installation.
and align the cutoff circle at the end with
the standoff.
Heatsink Installation
1. Remove the plastic liner from the 2. With the thermal pad faced down, secure
heatsink's thermal pad. the heatsink on top of the module.
42
Chapter 2: Installation
Universal ID
C
UID-LED UID-SW A
JPWR3
JPL1
JPL2
DIMMC1
DIMMC2 FAN D FAN C FAN6 FAN5 JVRM1
DIMMB1
DIMMB2
X11SPA-TF
DESIGNED IN USA
DIMMA1
DIMMA2
JP5
REV:1.01
LICENSE
BIOS
FAN4
MAC CODE
12V_PUMP_PWR1
MAC CODE
IPMI CODE
M.2-C04
PCI-E 3.0 x4
BAR CODE
C A
LE6
J9702
J9701
PLX FAN3
PEX8747
DIMMD2
DIMMD1
Intel C621 DIMME2
DIMME1
DIMMF2
JOH1-OH JWD1
DIMMF1
JL1 JPG1 JPME2
LE5
C
A
COM2
PCI-E 3.0 x4
M.2-C03
JPI2C1
LE4 LE3 JP4
A
A C
JD1
+
JIPMB1
BATTERY
IPMI
C
M.2-C01
PCI-E 3.0 x4
PCI-E 3.0 x4
M.2-C02
JPWR1
JSD2 JSD1
JTPM1
12 15
1 4 6 9
18
2 5 7 10 13 16
3 8 11 14 17
43
Super X11SPA-TF/-T User's Manual
VGA Port
A video (VGA) port is located next to USB 3.1 Gen2 Port 8 (Type C) on the I/O back panel.
Refer to the motherboard layout below for the location.
COM Connections
Two COM connections (COM1/COM2) are located on the motherboard. COM1 is located on
the I/O back panel. COM2 is located next to M.2-C03 PCIe 3.0 x4.
COM Connection
Pin Definitions
Pin# Definition Pin# Definition
1 DCD 6 DSR
2 RXD 7 RTS
3 TXD 8 CTS
4 DTR 9 RI
5 Ground 10 N/A
1
2
Universal ID
C
UID-LED UID-SW A
1. VGA Port
JPWR3
JPL1
JPL2
DIMMC1
DIMMC2 FAN D FAN C FAN6 FAN5 JVRM1
DIMMB1
DIMMB2
X11SPA-TF
DESIGNED IN USA
DIMMA1
2. COM1 Port
DIMMA2
JP5
3. COM2 Header
REV:1.01
LICENSE
BIOS
FAN4
MAC CODE
12V_PUMP_PWR1
MAC CODE
IPMI CODE
M.2-C04
PCI-E 3.0 x4
BAR CODE
C A
LE6
J9702
J9701
PLX FAN3
PEX8747
DIMMD2
DIMMD1
Intel C621 DIMME2
DIMME1
DIMMF2
JOH1-OH JWD1
DIMMF1
JL1 JPG1 JPME2
LE5
C
3
COM2
PCI-E 3.0 x4
M.2-C03
JPI2C1
+
JIPMB1
BATTERY
IPMI
C
M.2-C01
PCI-E 3.0 x4
PCI-E 3.0 x4
M.2-C02
JPWR1
JSD2 JSD1
JTPM1
44
Chapter 2: Installation
LAN Ports
Two RJ45 Ethernet LAN ports (LAN1/LAN2) are located on the I/O back panel. In addition,
a Dedicated IPMI LAN port is located above the USB6/7 ports on the I/O back panel. All of
these ports accept RJ45 cables. Please refer to Section 2.10 for LAN LED information.
2 3 1
Universal ID
C
UID-LED UID-SW A
2. LAN2
JPWR4 USB4/5(3.0) USB8/9 (3.1)
USB6/7 (3.0)
USB3.1 Gen.1 USB3.1 Gen.1 USB3.1 Gen.2
LAN2 IPMI_LAN LAN1
LEDBMC
A C
CPU SLOT1 PCI-E 3.0 x16
JPWR3
JPL1
DIMMC1
DIMMC2 FAN D FAN C FAN6 FAN5 JVRM1
DIMMB1
DIMMB2
X11SPA-TF
DESIGNED IN USA
DIMMA1
DIMMA2
JP5
REV:1.01
LICENSE
BIOS
FAN4
MAC CODE
12V_PUMP_PWR1
MAC CODE
IPMI CODE
M.2-C04
PCI-E 3.0 x4
BAR CODE
C A
LE6
J9702
J9701
PLX FAN3
PEX8747
DIMMD2
DIMMD1
Intel C621 DIMME2
DIMME1
DIMMF2
JOH1-OH JWD1
DIMMF1
JL1 JPG1 JPME2
LE5
C
A
COM2
PCI-E 3.0 x4
M.2-C03
JPI2C1
+
JIPMB1
BATTERY
IPMI
C
M.2-C01
PCI-E 3.0 x4
PCI-E 3.0 x4
M.2-C02
JPWR1
JSD2 JSD1
JTPM1
45
Super X11SPA-TF/-T User's Manual
USB0/1 (2.0) Header USB10 (3.1 Gen2) Header USB11 (3.1 Gen1) Port
Pin Definitions Pin Definitions Pin Definitions
Pin# Definition Pin# Definition Pin# Definition Pin# Definition Pin# Definition Pin# Definition
Universal ID
C
3 4 5
UID-LED UID-SW A
1. USB0/1
USB4/5(3.0) USB6/7 (3.0)
USB3.1 Gen.1 USB3.1 Gen.1 USB3.1 Gen.2
LAN2 IPMI_LAN LAN1
LEDBMC
A C
CPU SLOT1 PCI-E 3.0 x16
JPWR3
JPL1
JPL2
DIMMC1
DIMMC2
DIMMB1
DIMMB2
FAN D FAN C FAN6 FAN5 JVRM1
2. USB2/3
X11SPA-TF
DESIGNED IN USA
DIMMA1
DIMMA2
JP5
3. USB4/5
REV:1.01
4. USB6/7
LICENSE
BIOS
5. USB8/9
FAN4
MAC CODE
12V_PUMP_PWR1
6. USB10
MAC CODE
IPMI CODE
M.2-C04
PCI-E 3.0 x4
7. USB11
BAR CODE
C A
LE6
J9702
J9701
PLX FAN3
PEX8747
DIMMD2
DIMMD1
Intel C621 DIMME2
DIMME1
DIMMF2
JOH1-OH JWD1
DIMMF1
JL1 JPG1 JPME2
LE5
C
A
COM2
PCI-E 3.0 x4
M.2-C03
JPI2C1
+
JIPMB1
BATTERY
IPMI
C
M.2-C01
PCI-E 3.0 x4
2 1 7 6
PCI-E 3.0 x4
M.2-C02
JPWR1
JSD2 JSD1
JTPM1
46
Chapter 2: Installation
2 1
Universal ID
C
UID-LED UID-SW A
1. UID Switch
JPWR3
JPL1
JPL2
DIMMC1
DIMMC2 FAN D FAN C FAN6 FAN5 JVRM1
DIMMB1
DIMMB2
X11SPA-TF
DESIGNED IN USA
DIMMA1
2. UID LED
DIMMA2
JP5
REV:1.01
LICENSE
BIOS
FAN4
MAC CODE
12V_PUMP_PWR1
MAC CODE
IPMI CODE
M.2-C04
PCI-E 3.0 x4
BAR CODE
C A
LE6
J9702
J9701
PLX FAN3
PEX8747
DIMMD2
DIMMD1
Intel C621 DIMME2
DIMME1
DIMMF2
JOH1-OH JWD1
DIMMF1
JL1 JPG1 JPME2
LE5
C
A
COM2
PCI-E 3.0 x4
M.2-C03
JPI2C1
+
JIPMB1
BATTERY
IPMI
C
M.2-C01
PCI-E 3.0 x4
PCI-E 3.0 x4
M.2-C02
JPWR1
JSD2 JSD1
JTPM1
47
Super X11SPA-TF/-T User's Manual
UID-LED UID-SW A
JPWR3
JPL1
JPL2
DIMMC1
DIMMC2 FAN D FAN C FAN6 FAN5 JVRM1
DIMMB1
DIMMB2
X11SPA-TF
DESIGNED IN USA
DIMMA1
DIMMA2
JP5
REV:1.01
LICENSE
BIOS
FAN4
MAC CODE
12V_PUMP_PWR1
MAC CODE
IPMI CODE
M.2-C04
PCI-E 3.0 x4
BAR CODE
C A
LE6
J9702
J9701
PLX FAN3
PEX8747
DIMMD2
DIMMD1
Intel C621 DIMME2
DIMME1
DIMMF2
JOH1-OH JWD1
DIMMF1
JL1 JPG1 JPME2
LE5
C
A
COM2
PCI-E 3.0 x4
M.2-C03
JPI2C1
LE4 LE3 JP4
A
A C
JD1
+
JIPMB1
BATTERY
IPMI
C
M.2-C01
PCI-E 3.0 x4
PCI-E 3.0 x4
M.2-C02
JPWR1
JSD2 JSD1
JTPM1
1 2
Power Button PWR Ground
SW_NMI_N Ground
19 20
48
Chapter 2: Installation
Power Button
The Power Button connection is located on pins 1 and 2 of JF1. Momentarily contacting
both pins will power on/off the system. This button can also be configured to function as a
suspend button (with a setting in the BIOS - see Chapter 4). To turn off the power when the
system is in suspend mode, press the button for four seconds or longer. Refer to the table
below for pin definitions.
Power Button
Pin Definitions (JF1)
Pins Definition
1 Signal
2 Ground
Reset Button
The Reset Button connection is located on pins 3 and 4 of JF1. Attach it to a hardware reset
switch on the computer case to reset the system. Refer to the table below for pin definitions.
Reset Button
Pin Definitions (JF1)
Pins Definition
3 Reset
4 Ground
1 2 1. PWR Button
1 Power Button PWR Ground 2. Reset Button
Ground
2 Reset Button Reset
SW_NMI_N Ground
19 20
49
Super X11SPA-TF/-T User's Manual
SW_NMI_N Ground
19 20
50
Chapter 2: Installation
LAN1/LAN2 LED
Pin Definitions (JF1)
Pin# Definition
HDD LED
The HDD LED connection is located on pins 13 and 14 of JF1. Attach a cable to pin 14 to
show hard drive activity status. Refer to the table below for pin definitions.
HDD LED
Pin Definitions (JF1)
Pins Definition
13 3.3V Stdby
14 HDD Active
SW_NMI_N Ground
19 20
51
Super X11SPA-TF/-T User's Manual
Power LED
The Power LED connection is located on pins 15 and 16 of JF1. Refer to the table below
for pin definitions.
Power LED
Pin Definitions (JF1)
Pins Definition
15 3.3V
16 PWR LED
NMI Button
The non-maskable interrupt (NMI) button header is located on pins 19 and 20 of JF1. Refer
to the table below for pin definitions.
NMI Button
Pin Definitions (JF1)
Pins Definition
19 Control
20 Ground
1 2 1. Power LED
Power Button PWR Ground
2. NMI Button
Reset Button Reset Ground
2 SW_NMI_N Ground
19 20
52
Chapter 2: Installation
2.8 Connectors
Power Connections
UID-LED UID-SW A
JPAC1 AUDIO FP
1. JPWR2
JSPDIF_OUT
ASPEED HD AUDIO
VGA JPUSB1
AST2500 JPWR4
COM1
USB8/9 (3.1)
USB4/5(3.0) USB6/7 (3.0)
USB3.1 Gen.1 USB3.1 Gen.1 USB3.1 Gen.2
LAN2 IPMI_LAN LAN1
LEDBMC
A C
CPU SLOT1 PCI-E 3.0 x16
JPWR3
JPL1
JPL2
DIMMC1
DIMMC2 FAN D FAN C FAN6 FAN5 JVRM1
DIMMB1
DIMMB2
X11SPA-TF
DESIGNED IN USA
DIMMA1
DIMMA2
JP5
REV:1.01
LICENSE
BIOS
FAN4
MAC CODE
12V_PUMP_PWR1
MAC CODE
IPMI CODE
M.2-C04
PCI-E 3.0 x4
BAR CODE
C A
LE6
J9702
J9701
PLX FAN3
PEX8747
DIMMD2
DIMMD1
Intel C621 DIMME2
DIMME1
DIMMF2
JOH1-OH JWD1
DIMMF1
JL1 JPG1 JPME2
LE5
C
A
COM2
PCI-E 3.0 x4
M.2-C03
JPI2C1
+
JIPMB1
BATTERY
IPMI
C
M.2-C01
PCI-E 3.0 x4
1
PCI-E 3.0 x4
M.2-C02
JPWR1
JSD2 JSD1
JTPM1
53
Super X11SPA-TF/-T User's Manual
Important: Please connect the power supplies to the 24-pin power connector (JPWR2)
and the 8-pin power connectors (JPWR1/JPWR3/JPWR4) on the motherboard when
more than four of the PCIe slots are populated. Note that the power connectors provid-
ed by power supply may vary. You may connect the 8-pin connector using the bundled
GPU to CPU power cable to the power supply. This cable is an adapter converting
the connector on the power supply to the 8-pin power connector on the motherboard.
Failure in doing so may void the manufacturer warranty on your power supply and
motherboard. Refer to the checklist table on page 7 and contact Supermicro for more
detailed cable information.
Universal ID
C
UID-LED UID-SW A
3
JPWR4 USB4/5(3.0) USB8/9 (3.1)
USB6/7 (3.0)
USB3.1 Gen.1 USB3.1 Gen.1 USB3.1 Gen.2
LAN2 IPMI_LAN LAN1
LEDBMC
A C
CPU SLOT1 PCI-E 3.0 x16
2 1. JPWR1
JPWR3
JPL1
JPL2
DIMMC1
DIMMC2 FAN D FAN C FAN6 FAN5 JVRM1
DIMMB1
DIMMB2
X11SPA-TF
DESIGNED IN USA
2. JPWR3
DIMMA1
DIMMA2
JP5
3. JPWR4
REV:1.01
LICENSE
BIOS
FAN4
MAC CODE
12V_PUMP_PWR1
MAC CODE
IPMI CODE
M.2-C04
PCI-E 3.0 x4
BAR CODE
C A
LE6
J9702
J9701
PLX FAN3
PEX8747
DIMMD2
DIMMD1
Intel C621 DIMME2
DIMME1
DIMMF2
JOH1-OH JWD1
DIMMF1
JL1 JPG1 JPME2
LE5
C
A
COM2
PCI-E 3.0 x4
M.2-C03
JPI2C1
+
JIPMB1
BATTERY
IPMI
C
M.2-C01
PCI-E 3.0 x4
PCI-E 3.0 x4
M.2-C02
1
JPWR1
JSD2 JSD1
JTPM1
54
Chapter 2: Installation
Headers
Fan Headers
There are ten 4-pin fan headers (FAN1 ~ FAN6, FAN A ~ FAN D) on the motherboard. All
these 4-pin fan headers are backwards compatible with the traditional 3-pin fan headers.
However, fan speed control is available for 4-pin fan headers only by Thermal Management
via the IPMI 2.0 interface. Refer to the table below for pin definitions.
Fan Header
Pin Definitions
Pin# Definition
1 Ground (Black)
2 2.5A/+12V (Red)
3 Tachometer
4 PWM_Control
Universal ID
C
UID-LED UID-SW A
4 3 9 1. FAN A
CPU SLOT1 PCI-E 3.0 x16
10
JPWR3
JPL1
JPL2
DIMMC1
DIMMC2 FAN D FAN C FAN6 FAN5 JVRM1
2. FAN B
DIMMB1
DIMMB2
X11SPA-TF
DESIGNED IN USA
DIMMA1
DIMMA2
JP5
3. FAN C
REV:1.01
LICENSE
BIOS
4. FAN D
8
FAN4
MAC CODE
5. FAN1
12V_PUMP_PWR1
6. FAN2
MAC CODE
IPMI CODE
M.2-C04
PCI-E 3.0 x4
7. FAN3
BAR CODE
C A
LE6
8. FAN4
J9702
J9701
PLX
7
FAN3
PEX8747
DIMMD2
DIMMD1
9. FAN5
Intel C621 DIMME2
DIMME1
DIMMF2
JOH1-OH JWD1
10. FAN6
DIMMF1
JL1 JPG1 JPME2
LE5
C
A
COM2
PCI-E 3.0 x4
M.2-C03
JPI2C1
+
JIPMB1
BATTERY
IPMI
C
M.2-C01
PCI-E 3.0 x4
PCI-E 3.0 x4
M.2-C02
2 1
JPWR1
JSD2 JSD1
JTPM1
6
I-SATA1 I-SATA3 I-SATA5 I-SATA7 JSTBY1
I-SATA0 I-SATA2 I-SATA4 I-SATA6 USB10 (3.1) FAN2 LEDPWR JPWR2
JRK1 I-SGPIO2 I-SGPIO1 USB2/3 (3.0) USB11 (3.1) USB3.1 Gen.2
A
55
Super X11SPA-TF/-T User's Manual
SGPIO Headers
There are two Serial Link General Purpose Input/Output (I-SGPIO1 and I-SGPIO2) headers
located on the motherboard. Refer to the table below for pin definitions.
I-SGPIO Header
Pin Definitions
Pin# Definition Pin# Definition
1 NC 2 NC
3 Ground 4 Data
5 Load 6 Ground
7 Clock 8 NC
NC = No Connection
DOM Power
Pin Definitions
Pin# Definition
1 5V
2 Ground
3 Ground
Universal ID
C
UID-LED UID-SW A
ASPEED
JPAC1 JSPDIF_OUT AUDIO FP
HD AUDIO
VGA JPUSB1
1. I-SGPIO1
AST2500 JPWR4
COM1
USB8/9 (3.1)
USB4/5(3.0) USB6/7 (3.0)
USB3.1 Gen.1 USB3.1 Gen.1 USB3.1 Gen.2
2. I-SGPIO2
LAN2 IPMI_LAN LAN1
LEDBMC
A C
CPU SLOT1 PCI-E 3.0 x16
JPWR3
JPL1
JPL2
DIMMA1
DIMMA2
JP5
FAN4
MAC CODE
12V_PUMP_PWR1
MAC CODE
IPMI CODE
M.2-C04
PCI-E 3.0 x4
BAR CODE
C A
LE6
J9702
J9701
PLX FAN3
PEX8747
DIMMD2
DIMMD1
Intel C621 DIMME2
DIMME1
DIMMF2
JOH1-OH JWD1
DIMMF1
JL1 JPG1 JPME2
LE5
C
A
COM2
PCI-E 3.0 x4
M.2-C03
JPI2C1
4 3 2 1
A C
JD1
+
JIPMB1
BATTERY
IPMI
C
M.2-C01
PCI-E 3.0 x4
PCI-E 3.0 x4
M.2-C02
JPWR1
JSD2 JSD1
JTPM1
56
Chapter 2: Installation
TPM/Port 80 Header
A Trusted Platform Module (TPM)/Port 80 header is located at JTPM1 to provide TPM support
and Port 80 connection. Use this header to enhance system performance and data security.
Refer to the table below for pin definitions. Please go to the following link for more information
on the TPM: http://www.supermicro.com/manuals/other/TPM.pdf.
Universal ID
C
UID-LED UID-SW A
1. TPM/Port 80 Header
CPU SLOT1 PCI-E 3.0 x16
JPWR3
JPL1
JPL2
DIMMC1
DIMMC2 FAN D FAN C FAN6 FAN5 JVRM1
DIMMB1
DIMMB2
X11SPA-TF
DESIGNED IN USA
DIMMA1
DIMMA2
JP5
REV:1.01
LICENSE
BIOS
FAN4
MAC CODE
12V_PUMP_PWR1
MAC CODE
IPMI CODE
M.2-C04
PCI-E 3.0 x4
BAR CODE
C A
LE6
J9702
J9701
PLX FAN3
PEX8747
DIMMD2
DIMMD1
Intel C621 DIMME2
DIMME1
DIMMF2
JOH1-OH JWD1
DIMMF1
JL1 JPG1 JPME2
LE5
C
A
COM2
PCI-E 3.0 x4
M.2-C03
JPI2C1
1
A
A C
JD1
+
JIPMB1
BATTERY
IPMI
C
M.2-C01
PCI-E 3.0 x4
PCI-E 3.0 x4
M.2-C02
JPWR1
JSD2 JSD1
JTPM1
57
Super X11SPA-TF/-T User's Manual
Universal ID
C
UID-LED UID-SW A
JPWR3
JPL1
JPL2
DIMMC1
DIMMC2 FAN D FAN C FAN6 FAN5 JVRM1
DIMMB1
DIMMB2
X11SPA-TF
DESIGNED IN USA
DIMMA1
DIMMA2
JP5
REV:1.01
LICENSE
BIOS
FAN4
MAC CODE
12V_PUMP_PWR1
MAC CODE
IPMI CODE
M.2-C04
PCI-E 3.0 x4
BAR CODE
C A
LE6
J9702
J9701
PLX FAN3
PEX8747
DIMMD2
DIMMD1
Intel C621 DIMME2
DIMME1
DIMMF2
JOH1-OH JWD1
DIMMF1
JL1 JPG1 JPME2
LE5
C
A
COM2
PCI-E 3.0 x4
M.2-C03
JPI2C1
+
JIPMB1
BATTERY
IPMI
C
M.2-C01
PCI-E 3.0 x4
1
PCI-E 3.0 x4
M.2-C02
JPWR1
JSD2 JSD1
JTPM1
58
Chapter 2: Installation
Universal ID
C
UID-LED UID-SW A
JPWR3
JPL1
DIMMC1
DIMMC2 FAN D FAN C FAN6 FAN5 JVRM1
DIMMB1
DIMMB2
X11SPA-TF
DESIGNED IN USA
DIMMA1
DIMMA2
FAN4
MAC CODE
12V_PUMP_PWR1
MAC CODE
IPMI CODE
M.2-C04
PCI-E 3.0 x4
BAR CODE
C A
LE6
J9702
J9701
PLX FAN3
PEX8747
DIMMD2
DIMMD1
Intel C621 DIMME2
DIMME1
DIMMF2
JOH1-OH JWD1
DIMMF1
JL1 JPG1 JPME2
1
LE5
C
A
COM2
PCI-E 3.0 x4
M.2-C03
JPI2C1
2
A C
JD1
+
JIPMB1
BATTERY
IPMI
C
M.2-C01
PCI-E 3.0 x4
PCI-E 3.0 x4
M.2-C02
JPWR1
JSD2 JSD1
JTPM1
59
Super X11SPA-TF/-T User's Manual
Universal ID
C
UID-LED UID-SW A
JPWR3
JPL1
JPL2
DIMMC1
DIMMC2 FAN D FAN C FAN6 FAN5 JVRM1
DIMMB1
DIMMA1
DIMMA2
JP5
REV:1.01
LICENSE
BIOS
FAN4
MAC CODE
12V_PUMP_PWR1
MAC CODE
IPMI CODE
M.2-C04
PCI-E 3.0 x4
BAR CODE
C A
LE6
J9702
J9701
PLX FAN3
PEX8747
DIMMD2
DIMMD1
Intel C621 DIMME2
DIMME1
DIMMF2
1
JOH1-OH JWD1
DIMMF1
JL1 JPG1 JPME2
LE5
C
A
COM2
PCI-E 3.0 x4
M.2-C03
JPI2C1
+
JIPMB1
BATTERY
IPMI
C
M.2-C01
PCI-E 3.0 x4
PCI-E 3.0 x4
M.2-C02
JPWR1
JSD2 JSD1
JTPM1
60
Chapter 2: Installation
Universal ID
C
UID-LED UID-SW A
JPWR3
JPL1
JPL2
DIMMC1
DIMMC2
DIMMB1
DIMMB2
FAN D FAN C FAN6 FAN5 JVRM1 1. PWR LED/Speaker Header
X11SPA-TF
DESIGNED IN USA
DIMMA1
DIMMA2
JP5
FAN4
MAC CODE
12V_PUMP_PWR1
MAC CODE
IPMI CODE
M.2-C04
PCI-E 3.0 x4
BAR CODE
C A
LE6
J9702
J9701
PLX FAN3
PEX8747
DIMMD2
DIMMD1
Intel C621 DIMME2
DIMME1
DIMMF2
JOH1-OH JWD1
DIMMF1
2
JL1 JPG1 JPME2
LE5
C
A
COM2
PCI-E 3.0 x4
M.2-C03
JPI2C1
1
JIPMB1
BATTERY
IPMI
C
M.2-C01
PCI-E 3.0 x4
PCI-E 3.0 x4
M.2-C02
JPWR1
JSD2 JSD1
JTPM1
61
Super X11SPA-TF/-T User's Manual
SATA Ports
Eight SATA 3.0 ports are located on the X11SPA-TF/-T motherboard supported by the C621
chipset. These SATA ports support RAID 0, 1, 5, and 10. SATA ports provide serial-link signal
connections, which are faster than the connections of Parallel ATA.
Note: For more information on the SATA HostRAID configuration, please refer to the
Intel SATA HostRAID user's guide posted on our website at http://www.supermicro.com.
M.2 Sockets
The X11SPA-TF/-T motherboard has four M.2 sockets. M.2 was formerly known as Next
Generation Form Factor (NGFF) and serves to replace mini PCIe. M.2 allows for a variety of
card sizes, increased functionality, and spatial efficiency. The M.2 sockets on the motherboard
supports PCIe 3.0 x4 (32 Gb/s) SSD cards in 2260, 2280, and 22110 form factors.
Universal ID
C
UID-LED UID-SW A
JPWR3
JPL1
JPL2
DIMMC1
DIMMC2 FAN D FAN C FAN6 FAN5 JVRM1
DIMMB1
DIMMB2
X11SPA-TF
DESIGNED IN USA
DIMMA1
DIMMA2
JP5
1. I-SATA0
REV:1.01
2. I-SATA1
LICENSE
BIOS
3. I-SATA2
FAN4
MAC CODE
12V_PUMP_PWR1
4. I-SATA3
MAC CODE
IPMI CODE
M.2-C04
PCI-E 3.0 x4
12 5. I-SATA4
BAR CODE
C A
6. I-SATA5
LE6
J9702
J9701
PLX
PEX8747
FAN3
7. I-SATA6
DIMMD2
DIMMD1
8. I-SATA7
Intel C621 DIMME2
DIMME1
DIMMF2
JOH1-OH JWD1
DIMMF1
JL1 JPG1 JPME2
LE5
C
A
9. M.2-C01 PCI-E 3.0 x4
9
COM2
PCI-E 3.0 x4
M.2-C03
JPI2C1
+
JIPMB1
BATTERY
IPMI
C
M.2-C01
PCI-E 3.0 x4
10
JPWR1
JSD2 JSD1
JTPM1
2 4 6 8
1 3 5 7
62
Chapter 2: Installation
Universal ID
C
UID-LED UID-SW A
JPL1
JPL2
DIMMC1
DIMMC2 FAN D FAN C FAN6 FAN5 JVRM1
DIMMB1
DIMMB2
(VROC)
X11SPA-TF
DESIGNED IN USA
DIMMA1
DIMMA2
JP5
REV:1.01
LICENSE
BIOS
FAN4
MAC CODE
12V_PUMP_PWR1
MAC CODE
IPMI CODE
M.2-C04
PCI-E 3.0 x4
BAR CODE
C A
LE6
J9702
J9701
PLX FAN3
PEX8747
DIMMD2
DIMMD1
Intel C621 DIMME2
DIMME1
DIMMF2
JOH1-OH JWD1
DIMMF1
JL1 JPG1 JPME2
LE5
C
A
COM2
PCI-E 3.0 x4
M.2-C03
JPI2C1
+
JIPMB1
BATTERY
IPMI
C
M.2-C01
PCI-E 3.0 x4
PCI-E 3.0 x4
M.2-C02
1
JPWR1
JSD2 JSD1
JTPM1
63
Super X11SPA-TF/-T User's Manual
3 2 1
Connector
Pins
Jumper
3 2 1
Setting
64
Chapter 2: Installation
Watchdog
Watchdog (JWD1) is a system monitor that can reboot the system when a software application
hangs. Close pins 1-2 to reset the system if an application hangs. Close pins 2-3 to generate
a non-maskable interrupt (NMI) signal for the application that hangs. Refer to the table below
for jumper settings. The Watchdog must also be enabled in the BIOS.
Watchdog
Jumper Settings
Jumper Setting Definition
Pins 1-2 Reset
Pins 2-3 NMI
Open Disabled
VGA Enable/Disable
Jumper JPG1 allows the user to enable the onboard VGA connector. The default setting is
pins 1-2 to enable the connection. Refer to the table below for jumper settings.
VGA Enable/Disable
Jumper Settings
Jumper Setting Definition
Pins 1-2 Enabled (Default)
Pins 2-3 Disabled
Universal ID
C
UID-LED UID-SW A
1. Watchdog
CPU SLOT1 PCI-E 3.0 x16
JPWR3
JPL1
JPL2
DIMMC1
DIMMC2 FAN D FAN C FAN6 FAN5 JVRM1
2. VGA Enable/Disable
DIMMB1
DIMMB2
X11SPA-TF
DESIGNED IN USA
DIMMA1
DIMMA2
JP5
REV:1.01
LICENSE
BIOS
FAN4
MAC CODE
12V_PUMP_PWR1
MAC CODE
IPMI CODE
M.2-C04
PCI-E 3.0 x4
BAR CODE
C A
LE6
J9702
J9701
PLX FAN3
PEX8747
DIMMD2
1 2
DIMMD1
Intel C621 DIMME2
DIMME1
DIMMF2
JOH1-OH JWD1
DIMMF1
JL1 JPG1 JPME2
LE5
C
A
COM2
PCI-E 3.0 x4
M.2-C03
JPI2C1
+
JIPMB1
BATTERY
IPMI
C
M.2-C01
PCI-E 3.0 x4
PCI-E 3.0 x4
M.2-C02
JPWR1
JSD2 JSD1
JTPM1
65
Super X11SPA-TF/-T User's Manual
ME Manufacturing Mode
Close pins 2-3 of JPME2 to bypass SPI flash security and force the system to operate in
the manufacturing mode, which will allow the user to flash the system firmware from a host
server for system setting modifications. Refer to the table below for jumper settings. The
default setting is Normal.
Manufacturing Mode
Jumper Settings
Jumper Setting Definition
Pins 1-2 Normal (Default)
Pins 2-3 Manufacturing Mode
Universal ID
C
UID-LED UID-SW A
3 2 1. Manufacturing Mode
JPWR3
JPL1
JPL2
DIMMC1
DIMMC2 FAN D FAN C FAN6 FAN5 JVRM1
DIMMB1
DIMMB2
X11SPA-TF
DESIGNED IN USA
DIMMA1
FAN4
MAC CODE
12V_PUMP_PWR1
MAC CODE
IPMI CODE
M.2-C04
PCI-E 3.0 x4
BAR CODE
C A
LE6
J9702
J9701
PLX FAN3
PEX8747
DIMMD2
DIMMD1
Intel C621 DIMME2
DIMME1
DIMMF2
JOH1-OH JWD1
DIMMF1
JL1 JPG1 JPME2
1 LE5
C
A
COM2
PCI-E 3.0 x4
M.2-C03
JPI2C1
+
JIPMB1
BATTERY
IPMI
C
M.2-C01
PCI-E 3.0 x4
PCI-E 3.0 x4
M.2-C02
JPWR1
JSD2 JSD1
JTPM1
66
Chapter 2: Installation
USB Wake-Up
This jumper allows you to "wake up" the system by pressing a key on the USB keyboard or
by clicking the USB mouse of your system. Jumper JPUSB1 is used together with the USB
Wake-Up feature in BIOS. Both JPUSB1 and the BIOS setting must be enabled to use this
feature. The default setting is Enabled.
Note: Please be sure to remove all other USB devices from the USB ports whose
jumpers are set to disabled before the system goes into standby mode.
Universal ID
C
UID-LED UID-SW A
1. JPUSB1
JPAC1 JSPDIF_OUT AUDIO FP
ASPEED
1
HD AUDIO JPUSB1
VGA
AST2500 JPWR4
COM1
USB8/9 (3.1)
USB4/5(3.0) USB6/7 (3.0)
USB3.1 Gen.1 USB3.1 Gen.1 USB3.1 Gen.2
LAN2 IPMI_LAN LAN1
LEDBMC
A C
CPU SLOT1 PCI-E 3.0 x16
JPWR3
JPL1
JPL2
DIMMC1
DIMMC2 FAN D FAN C FAN6 FAN5 JVRM1
DIMMB1
DIMMB2
X11SPA-TF
DESIGNED IN USA
DIMMA1
DIMMA2
JP5
REV:1.01
LICENSE
BIOS
FAN4
MAC CODE
12V_PUMP_PWR1
MAC CODE
IPMI CODE
M.2-C04
PCI-E 3.0 x4
BAR CODE
C A
LE6
J9702
J9701
PLX FAN3
PEX8747
DIMMD2
DIMMD1
Intel C621 DIMME2
DIMME1
DIMMF2
JOH1-OH JWD1
DIMMF1
JL1 JPG1 JPME2
LE5
C
A
COM2
PCI-E 3.0 x4
M.2-C03
JPI2C1
+
JIPMB1
BATTERY
IPMI
C
M.2-C01
PCI-E 3.0 x4
PCI-E 3.0 x4
M.2-C02
JPWR1
JSD2 JSD1
JTPM1
67
Super X11SPA-TF/-T User's Manual
UID-LED
LED Indicator
LED Color Definition
Blue: On Unit Identified
LAN LEDs
Two LAN ports are located on the I/O back panel of the motherboard. This Ethernet LAN
port has two LEDs (Light Emitting Diode). The yellow LED indicates activity, while the Link
LED may be green, amber, or off to indicate the speed of the connection. Refer to the tables
below for more information.
LAN
Link Activity
LED LED 1Gbit LAN Link Indicator 10Gbit LAN Link Indicator
LED Settings LED Settings
LED Color Definition LED Color Definition
GLAN Activity Indicator
LED Settings Off No Connection Off No Connection
Color Status Definition Amber 100Mbps/10Mbps Amber 5Gbps/2.5Gbps/1Gbps/100Mbps
Yellow Flashing Active Green 1 Gbps. Green 10 Gbps.
1 3 2
Universal ID
C
UID-LED UID-SW A
ASPEED
AST2500
JPAC1 JSPDIF_OUT AUDIO FP
HD AUDIO
VGA
COM1
JPUSB1
1. UID LED
JPWR4 USB4/5(3.0) USB8/9 (3.1)
USB6/7 (3.0)
USB3.1 Gen.1 USB3.1 Gen.1 USB3.1 Gen.2
2. LAN1 LEDs
LAN2 IPMI_LAN LAN1
LEDBMC
A C
CPU SLOT1 PCI-E 3.0 x16
JPWR3
JPL1
JPL2
DIMMC1
DIMMC2
DIMMB1
DIMMB2
FAN D FAN C FAN6 FAN5 JVRM1
3. LAN2 LEDs
X11SPA-TF
DESIGNED IN USA
DIMMA1
DIMMA2
JP5
REV:1.01
LICENSE
BIOS
FAN4
MAC CODE
12V_PUMP_PWR1
MAC CODE
IPMI CODE
M.2-C04
PCI-E 3.0 x4
BAR CODE
C A
LE6
J9702
J9701
PLX FAN3
PEX8747
DIMMD2
DIMMD1
Intel C621 DIMME2
DIMME1
DIMMF2
JOH1-OH JWD1
DIMMF1
JL1 JPG1 JPME2
LE5
C
A
COM2
PCI-E 3.0 x4
M.2-C03
JPI2C1
+
JIPMB1
BATTERY
IPMI
C
M.2-C01
PCI-E 3.0 x4
PCI-E 3.0 x4
M.2-C02
JPWR1
JSD2 JSD1
JTPM1
68
Chapter 2: Installation
LANIPMI
1/LAN
LAN
2
IPMI LAN LED
Color/State Definition
Link LED Activity LED
Green: Solid 100 Mbps
Link (left)
Amber: Solid 1Gbps
Activity (Right) Amber: Blinking Active
IPMI LAN
(X8ST3-F)
M.2 LEDs
M.2 LEDs are located at LE3, LE4, LE5, and LE6 on the motherboard. When a M.2 LED is
blinking, its corresponding M.2 device functions normally. Refer to the table below for more
information.
M.2 LED
Universal ID
C
UID-LED UID-SW A
1
JPWR4 USB4/5(3.0) USB8/9 (3.1)
USB6/7 (3.0)
USB3.1 Gen.1 USB3.1 Gen.1 USB3.1 Gen.2
LAN2 IPMI_LAN LAN1
LEDBMC
A C
CPU SLOT1 PCI-E 3.0 x16
JPWR3
JPL1
DIMMC1
DIMMC2 FAN D FAN C FAN6 FAN5 JVRM1
DIMMB1
DIMMB2
X11SPA-TF
DESIGNED IN USA
DIMMA1
DIMMA2
2. LE3
JP5
REV:1.01
3. LE4
LICENSE
BIOS
FAN4 4. LE5
MAC CODE
5. LE6
12V_PUMP_PWR1
MAC CODE
IPMI CODE
M.2-C04
PCI-E 3.0 x4
BAR CODE
C A
LE6
5
J9702
J9701
PLX FAN3
PEX8747
DIMMD2
DIMMD1
Intel C621 DIMME2
DIMME1
DIMMF2
JOH1-OH JWD1
DIMMF1
JL1 JPG1 JPME2
4 LE5
C
A
COM2
3 2
PCI-E 3.0 x4
M.2-C03
JPI2C1
+
JIPMB1
BATTERY
IPMI
C
M.2-C01
PCI-E 3.0 x4
PCI-E 3.0 x4
M.2-C02
JPWR1
JSD2 JSD1
JTPM1
69
Super X11SPA-TF/-T User's Manual
Universal ID
C
UID-LED UID-SW A
2
JPAC1 JSPDIF_OUT AUDIO FP
ASPEED HD AUDIO
VGA JPUSB1
AST2500 JPWR4
COM1
USB8/9 (3.1)
USB4/5(3.0) USB6/7 (3.0)
USB3.1 Gen.1 USB3.1 Gen.1 USB3.1 Gen.2
LAN2 IPMI_LAN LAN1
LEDBMC
A C
CPU SLOT1 PCI-E 3.0 x16
JPWR3
JPL1
JPL2
DIMMC1
DIMMC2 FAN D FAN C FAN6 FAN5 JVRM1
DIMMB1
DIMMA1
DIMMA2
JP5
FAN4
MAC CODE
12V_PUMP_PWR1
MAC CODE
IPMI CODE
M.2-C04
PCI-E 3.0 x4
BAR CODE
C A
LE6
J9702
J9701
PLX FAN3
PEX8747
DIMMD2
DIMMD1
Intel C621 DIMME2
DIMME1
DIMMF2
JOH1-OH JWD1
DIMMF1
JL1 JPG1 JPME2
LE5
C
1
COM2
PCI-E 3.0 x4
M.2-C03
JPI2C1
+
JIPMB1
BATTERY
IPMI
C
M.2-C01
PCI-E 3.0 x4
PCI-E 3.0 x4
M.2-C02
JPWR1
JSD2 JSD1
JTPM1
70
Chapter 3: Troubleshooting
Chapter 3
Troubleshooting
Before Power On
1. Make sure that there are no short circuits between the motherboard and chassis.
2. Disconnect all ribbon/wire cables from the motherboard, including those for the keyboard
and mouse.
4. Install the CPU (making sure it is fully seated) and connect the front panel connectors to
the motherboard.
No Power
1. Make sure that there are no short circuits between the motherboard and the chassis.
2. Make sure that the ATX power connectors are properly connected.
3. Check that the 115V/230V switch, if available, on the power supply is properly set.
4. Turn the power switch on and off to test the system, if applicable.
5. The battery on your motherboard may be old. Check to verify that it still supplies
~3VDC. If it does not, replace it with a new one.
71
Super X11SPA-TF/-T User's Manual
No Video
1. If the power is on, but you have no video, remove all add-on cards and cables.
2. Use the speaker to determine if any beep codes are present. Refer to Appendix A for
details on beep codes.
3. Remove all memory modules and turn on the system (if the alarm is on, check the
specs of memory modules, reset the memory or try a different one).
• If there is no error beep, try to turn on the system without DIMM modules installed. If there
is still no error beep, replace the motherboard.
• If there are error beeps, follow the instructions stated in the Clear CMOS section to clear
the CMOS settings.
2. Remove all components from the motherboard, especially the DIMM modules. Make
sure that system power is on and that memory error beeps are activated.
3. Turn on the system with only one DIMM module installed. If the system boots, check for
bad DIMM modules or slots by following the Memory Errors Troubleshooting procedure
in this chapter.
Memory Errors
When a no-memory beep code is issued by the system, check the following:
1. Make sure that the memory modules are compatible with the system and are properly
installed. See Chapter 2 for installation instructions. (For memory compatibility, refer
to the "Tested Memory List" link on the website of motherboard's product page to see a
list of supported memory.)
2. Check if different speeds of DIMMs have been installed. It is strongly recommended that
you use the same RAM type and speed for all DIMMs in the system.
3. Make sure that you are using the correct type of ECC DDR4 modules recommended by
the manufacturer.
4. Check for bad DIMM modules or slots by swapping a single module among all memory
slots and check the results.
72
Chapter 3: Troubleshooting
2. The battery on your motherboard may be old. Check to verify that it still supplies
~3VDC. If it does not, replace it with a new one.
3. If the above steps do not fix the setup configuration problem, contact your vendor for
repairs.
2. Memory support: Make sure that the memory modules are supported by testing the
modules using memtest86 or a similar utility.
Note: Click on the "Tested Memory List" link on the motherboard's product page to see
a list of supported memory.
3. HDD support: Make sure that all hard disk drives (HDDs) work properly. Replace the
bad HDDs with good ones.
4. System cooling: Check the system cooling to make sure that all heatsink fans and CPU/
system fans, etc., work properly. Check the hardware monitoring settings in the IPMI
to make sure that the CPU and system temperatures are within the normal range. Also
check the front panel Overheat LED and make sure that it is not on.
5. Adequate power supply: Make sure that the power supply provides adequate power to
the system. Make sure that all power connectors are connected. Please refer to our
website for more information on the minimum power requirements.
6. Proper software support: Make sure that the correct drivers are used.
73
Super X11SPA-TF/-T User's Manual
B. If the system becomes unstable before or during OS installation, check the following:
1. Source of installation: Make sure that the devices used for installation are working
properly, including boot devices such as CD/DVD.
2. Cable connection: Check to make sure that all cables are connected and working
properly.
5. Check and change one component at a time instead of changing several items at the
same time. This will help isolate and identify the problem.
6. To find out if a component is good, swap this component with a new one to see if the
system will work properly. If so, then the old component is bad. You can also install the
component in question in another system. If the new system works, the component is
good and the old system has problems.
Clear CMOS
1. First power down the system and unplug the power cord(s).
3. Remove the onboard battery from the motherboard and short the battery terminal socket
for five seconds.
74
Chapter 3: Troubleshooting
3. If you still cannot resolve the problem, include the following information when contacting
Supermicro for technical support:
• BIOS release date/version (This can be seen on the initial display when your system first
boots up.)
• System configuration
• Distributors: For immediate assistance, please have your account number ready when
placing a call to our Technical Support department. We can be reached by email at sup-
port@supermicro.com.
75
Super X11SPA-TF/-T User's Manual
76
Chapter 3: Troubleshooting
Battery Removal
To remove the onboard battery, follow the steps below:
1. Power off your system and unplug your power cable.
3. Using a tool such as a pen or a small screwdriver, push the battery lock outwards to
unlock it. Once unlocked, the battery will pop out from the holder.
Battery Installation
1. To install an onboard battery, follow steps 1 and 2 above and continue below:
2. Identify the battery's polarity. The positive (+) side should be facing up.
3. Insert the battery into the battery holder and push it down until you hear a click to
ensure that the battery is securely locked.
Warning: When replacing a battery, be sure to only replace it with the same type.
OR
BATTERY HOLDER BATTERY HOLDER
77
Super X11SPA-TF/-T User's Manual
78
Chapter 4: UEFI BIOS
Chapter 4
UEFI BIOS
4.1 Introduction
This chapter describes the AMIBIOS™ Setup utility for the motherboard. The BIOS is stored
on a chip and can be easily upgraded using a flash program.
Note: Due to periodic changes to the BIOS, some settings may have been added
or deleted and might not yet be recorded in this manual. Please refer to the Manual
Download area of our website for any changes to the BIOS that may not be reflected
in this manual.
79
Super X11SPA-TF/-T User's Manual
Supermicro X11SPA-TF
BIOS Version
This feature displays the version of the BIOS ROM used in the system.
Build Date
This feature displays the date when the version of the BIOS ROM used in the system was built.
80
Chapter 4: UEFI BIOS
CPLD Version
This feature displays the Complex Programmable Logic Device version.
Memory Information
Total Memory
This feature displays the total size of memory available in the system.
81
Super X11SPA-TF/-T User's Manual
Warning: Take caution when changing the Advanced settings. An incorrect value, a very high
DRAM frequency, or an incorrect DRAM timing setting may make the system unstable. When
this occurs, revert to default manufacturer settings.
Boot Feature
Quiet Boot
Use this feature to select the screen display between the POST messages and the OEM logo
upon bootup. Select Disabled to display the POST messages. Select Enabled to display the
OEM logo instead of the normal POST messages. The options are Disabled and Enabled.
82
Chapter 4: UEFI BIOS
Re-try Boot
If this feature is enabled, the BIOS will automatically reboot the system from a specified boot
device after its initial boot failure. The options are Disabled, Legacy Boot, and EFI Boot.
Power Configuration
83
Super X11SPA-TF/-T User's Manual
CPU Configuration
• Processor Socket
• Processor ID
• Processor Frequency
• Microcode Revision
• L1 Cache RAM
• L2 Cache RAM
• L3 Cache RAM
• Processor 0 Version
Cores Enabled
Use this feature to enable or disable CPU cores in the processor specified by the user. The
default setting is 0.
Monitor/Mwait
This feature allows the user to configure Monitor/Mwait. The options are Disable and Enable.
84
Chapter 4: UEFI BIOS
PPIN Control
Select Unlock/Enable to use the Protected Processor Inventory Number (PPIN) in the system.
The options are Unlock/Disable and Unlock/Enable.
LLC Prefetch
If set to Enable, the hardware prefetcher will prefetch streams of data and instructions from
the main memory to the L3 cache to improve CPU performance. The options are Disable
and Enable.
Extended APIC
Select Enable to activate APIC (Advanced Programmable Interrupt Controller) support. The
options are Disable and Enable.
AES-NI
Select Enable to use the Intel Advanced Encryption Standard (AES) New Instructions (NI) to
ensure data security. The options are Disable and Enable.
85
Super X11SPA-TF/-T User's Manual
Power Technology
Select Energy Efficient to support power-saving mode. Select Custom to customize system
power settings. Select Disabled to disable power-saving settings. The options are Disable,
Energy Efficient, and Custom.
*If the feature is set to Custom, the following features will display:
SpeedStep (P-States)
Intel SpeedStep Technology allows the system to automatically adjust processor voltage
and core frequency to reduce power consumption and heat dissipation. The options are
Disable and Enable.
86
Chapter 4: UEFI BIOS
Turbo Mode
This feature will enable dynamic control of the processor, allowing it to run above stock
frequency. The options are Disable and Enable.
Hardware P-States
This feature allows the user to select between OS and hardware-controlled P-states.
Selecting Native Mode allows the OS to choose a P-state. Selecting Out of Band Mode
allows the hardware to autonomously choose a P-state without OS guidance. Selecting
Native Mode with No Legacy Support functions as Native Mode with no support for older
hardware. The options are Disable, Native Mode, Out of Band Mode, and Native Mode
with No Legacy Support.
CPU C6 Report
Select Enable to allow the BIOS to report the CPU C6 State (ACPI C3) to the operating
system. During the CPU C6 State, the power to all cache is turned off. The options are
Disable, Enable, and Auto.
Package C State
This feature allows the user to set the limit on the C State package register. The options
are C0/C1 state, C2 state, C6 (Non Retention) state, C6 (Retention) state, No Limit, and
Auto.
87
Super X11SPA-TF/-T User's Manual
Chipset Configuration
Warning: Setting the wrong values in the following features may cause the system to
malfunction.
North Bridge
This feature allows the user to configure the following North Bridge settings.
UPI Configuration
The following UPI information will display:
• Number of CPU
Degrade Precedence
Use this feature to set degrade precedence when system settings are in conflict. Select
Topology Precedence to degrade Features. Select Feature Precedence to degrade Topol-
ogy. The options are Topology Precedence and Feature Precedence.
Link L1 Enable
Select Enable for the QPI to enter the L1 state for power saving. The options are Dis-
able, Enable, and Auto.
88
Chapter 4: UEFI BIOS
SNC
Select Enable to use the "Sub NUMA (Non-Uniform Memory Access) Cluster" (SNC)
memory scheme, which supports full SNC (2-cluster) interleave and 1-way IMC interleave.
Select Auto for 1-cluster or 2-cluster support depending on the status of IMC (Integrated
Memory Controller) Interleaving. The options are Disable, Enable, and Auto.
XPT Prefetch
Select Enable for Extended (Xtended) Prediction Table (XPT) Prefetch support which
will allow a read request to be sent to the memory controller requesting the prefetch
in parallel to an LLC (Last Level Cache) look-up. The options are Disable and Enable.
KTI Prefetch
KTI Prefetch is a feature that enables memory read to start early on a DDR bus, where
the KTI Rx path will directly create a Memory Speculative Read command to the memory
controller. The options are Disable and Enable.
Local/Remote Threshold
Use this feature to configure the threshold settings for local and remote systems that
are connected in the network. The options are Disable, Auto, Low, Medium, and High.
Stale AtoS
Select Enable to remove the contents and the structures of the files that are no longer
needed in the remote host server but are still in use by the local client machine from
Directory A to Directory S in the NFS (Network File System) to optimize system perfor-
mance. The options are Disable, Enable, and Auto.
Isoc Mode
Select Enable for Isochronous support to meet QoS (Quality of Service) requirements.
This feature is especially important for Virtualization Technology. The options are Disable,
Enable, and Auto.
89
Super X11SPA-TF/-T User's Manual
Memory Configuration
Enforce POR
Select POR (Plan of Record) to enforce POR restrictions on DDR4 frequency and volt-
age programming. The options are POR and Disable.
PPR Type
Use this feature to select Post Package Repair Type. The options are Auto, Hard PPR,
Soft PPR, and PPR Disabled.
Memory Frequency
Use this feature to set the maximum memory frequency for onboard memory modules.
The options are Auto, 1866, 2000, 2133, 2400, 2666, and 2933.
tCCD_L Relaxation
Select Enable to get TCDD settings from SPD (Serial Presence Detect) and implement
into memory RC code to improve system reliability. Select Disable for TCCD to follow
Intel POR. The options are Auto and Disable.
tRWSR Relaxation
Select Enable to use the same tRWSR DDR timing setting among all memory channels,
in which case, the worst case value among all channels will be used. Select Disable to
use different values for the tRWSR DDR timing settings for different channels as trained.
The options are Disable and Enable.
2x Refresh
Use this feature to select the memory controller refresh rate to 2x refresh mode. The
options are Auto and Enable.
Page Policy
Use this feature to set the page policy for onboard memory support. The options are
Auto, Closed, and Adaptive.
IMC Interleaving
Use this feature to configure interleaving settings for the IMC (Integrated Memory
Controller), which will improve memory performance. The options are Auto, 1-way
Interleave, and 2-way Interleave.
90
Chapter 4: UEFI BIOS
Memory Topology
This feature displays the information of onboard memory modules as detected by the
BIOS.
Mirror Mode
This feature allows memory to be mirrored between two channels, providing 100%
redundancy. The options are Disable, Mirror Mode 1LM, and Mirror Mode 2LM.
Select Enable to support Intel Run Sure Technology to further enhance critical data
protection and to increase system uptime and resiliency. The options are Disable
and Enable.
ADDDC Sparing
Adaptive Double Device Data Correction (ADDDC) Sparing detects when the prede-
termined threshold for correctable errors is reached, copying the contents of the failing
DIMM to spare memory. The failing DIMM or memory rank will then be disabled. The
options are Disable and Enable.
91
Super X11SPA-TF/-T User's Manual
Patrol Scrub
Patrol Scrubbing is a process that allows the CPU to correct correctable memory errors
detected on a memory module and send the correction to the requestor (the original
source). When this feature is set to Enable, the IO hub will read and write back one
cache line every 16K cycles if there is no delay caused by internal processing. By us-
ing this method, roughly 64 GB of memory behind the IO hub will be scrubbed every
day. The options are Disable and Enable.
IIO Configuration
EV DFX Features
When this feature is set to Enable, the EV_DFX Lock Bits that are located on a proces-
sor will always remain clear during electric tuning. The options are Disable and Enable.
CPU Configuration
CPU SLOT7 PCI-E 3.0 x16/CPU SLOT1 PCI-E 3.0 x16/M.2C01 PCI-E
3.0 x4/M.2C02 PCI-E 3.0 x4/M.2C03 PCI-E 3.0 x4/M.2C04 PCI-E 3.0 x4
Link Speed
Use this feature to select the link speed for the PCIe port specified by the user. The
options are Auto, Gen 1 (2.5 GT/s), Gen 2 (5 GT/s), and Gen 3 (8 GT/s).
The following information will also be displayed:
92
Chapter 4: UEFI BIOS
IOAT Configuration
Disable TPH
TPH is used for data-tagging with a destination ID and a few important attributes. It
can send critical data to a particular cache without writing through to memory. Select
No in this feature for TLP Processing Hint support, which will allow a "TPL request"
to provide "hints" to help optimize the processing of each transaction occurred in the
target memory space. The options are No and Yes.
Prioritize TPH
Use this feature to enable Prioritize TPH support. The options are Enable and Disable.
Relaxed Ordering
Select Enable to enable Relaxed Ordering support, which will allow certain transac-
tions to violate the strict-ordering rules of PCI bus for a transaction to be completed
prior to other transactions that have already been enqueued. The options are Disable
and Enable.
ACS Control
This feature allows users to choose whether they want to enable or disable PCIe Ac-
cess Control Services (ACS) Extended Capability. The options are Enable and Disable.
Interrupt Remapping
Use this feature to enable Interrupt Remapping support, which detects and controls
external interrupt requests. The options are Enable and Disable.
93
Super X11SPA-TF/-T User's Manual
PassThrough DMA
Use this feature to allow devices such as network cards to access the system memory
without using a processor. Select Enable to use the Non-Isoch VT-d Engine Pass
Through Direct Memory Access (DMA) support. The options are Enable and Disable.
ATS
Use this feature to enable Non-Isoch VT-d Engine Address Translation Services (ATS)
support. ATS translates virtual addresses to physical addresses. The options are En-
able and Disable.
Posted Interrupt
Use this feature to enable VT-d Posted Interrupt. The options are Enable and Disable.
*If the feature above is set to Enable, the following features will become avail-
able for configuration:
CPU SLOT2/3/4/5 PCI-E 3.0 VMD (Available when the device is detected by
the system)
Select Enable to use the Intel Volume Management Device Technology for this spe-
cific root port. The options are Disable and Enable.
Hot Plug Capable (Available when the device is detected by the system)
Use this feature to enable hot plug support for PCIe root ports 1A~1D. The options
are Disable and Enable.
94
Chapter 4: UEFI BIOS
*If the feature above is set to Enable, the following features will become avail-
able for configuration:
CPU SLOT7 PCI-E 3.0 x16 VMD/CPU SLOT6 PCI-E 3.0 x8 VMD (Available when
the device is detected by the system)
Select Enable to use the Intel Volume Management Device Technology for this spe-
cific root port. The options are Disable and Enable.
Hot Plug Capable (Available when the device is detected by the system)
Use this feature to enable hot plug support for PCIe root ports 2A~2D. The options
are Disable and Enable.
*If the feature above is set to Enable, the following features will become avail-
able for configuration:
CPU SLOT1 PCI-E 3.0 x16 VMD/M.2C01 PCI-E 3.0 x4 VMD/M.2C02 PCI-E 3.0 x4
VMD/M.2C03 PCI-E 3.0 x4 VMD/M.2C04 PCI-E 3.0 x4 VMD (Available when the
device is detected by the system)
Select Enable to use the Intel Volume Management Device Technology for this spe-
cific root port. The options are Disable and Enable.
Hot Plug Capable (Available when the device is detected by the system)
Use this feature to enable hot plug support for PCIe root ports 3A~3D. The options
are Disable and Enable.
95
Super X11SPA-TF/-T User's Manual
South Bridge
• USB Devices
XHCI Hand-off
When this feature is disabled, the motherboard will not support USB 3.0. The options are
Enabled and Disabled.
Azalia
Use this feature to enable or disable Azalia audio devices. If Auto is selected, BIOS will
automatically enable Azalia once an Azalia device is detected. The options are Enable,
Disable, and Auto.
• ME Firmware Status #1
96
Chapter 4: UEFI BIOS
• ME Firmware Status #2
• Current State
• Error Code
• Me Firmware
• Me Firmware SKU
• ME Firmware Status #1
• ME Firmware Status #2
• Current State
• Error Code
When this submenu is selected, the AMI BIOS automatically detects the presence of the
SATA devices that are supported by the Intel PCH chip and displays the following features:
SATA Controller
This feature enables or disables the onboard SATA controller supported by the Intel PCH
chip. The options are Disable and Enable.
Configure SATA as
Select AHCI to configure a SATA drive specified by the user as an AHCI drive. Select RAID
to configure a SATA drive specified by the user as a RAID drive. The options are AHCI and
RAID.
97
Super X11SPA-TF/-T User's Manual
PCIe/PCI/PnP Configuration
SR-IOV Support
Use this feature to enable or disable Single Root I/O Virtualization Support. The options are
Disabled and Enabled.
98
Chapter 4: UEFI BIOS
MMCFG Base
Use this feature to select the low base address for PCIe adapters to increase base memory.
The options are 1G, 1.5G, 1.75G, 2G, 2.25G, and 3G.
VGA Priority
Use this feature to select VGA priority when multiple VGA devices are detected. Select
Onboard to give priority to your onboard video device. Select Offboard to give priority to your
graphics card. The options are Onboard and Offboard.
99
Super X11SPA-TF/-T User's Manual
100
Chapter 4: UEFI BIOS
Network Stack
Select Enabled to enable PXE (Preboot Execution Environment) or UEFI (Unified Extensible
Firmware Interface) for network stack support. The options are Enabled and Disabled.
Super IO Configuration
101
Super X11SPA-TF/-T User's Manual
This submenu allows the user to configure the settings of Serial Port 1.
Serial Port 1
Select Enabled to enable the selected onboard serial port. The options are Disabled and
Enabled.
Device Settings
This feature displays the status of a serial part specified by the user.
Change Settings
This feature specifies the base I/O port address and the Interrupt Request address of a
serial port specified by the user. Select Auto to allow the BIOS to automatically assign the
base I/O and IRQ address. The options for Serial Port 1 are Auto, (IO=3F8h; IRQ=4;),
(IO=2F8h; IRQ=4;), (IO=3E8h; IRQ=4;), and (IO=2E8h; IRQ=4;).
This submenu allows the user to configure the settings of Serial Port 2.
Serial Port 2
Select Enabled to enable the selected onboard serial port. The options are Disabled and
Enabled.
Device Settings
This feature displays the status of a serial part specified by the user.
Change Settings
This feature specifies the base I/O port address and the Interrupt Request address of a
serial port specified by the user. Select Auto to allow the BIOS to automatically assign the
base I/O and IRQ address. The options for Serial Port 2 are Auto, (IO=2F8h; IRQ=3;),
(IO=3F8h; IRQ=3;), (IO=3E8h; IRQ=3;), and (IO=2E8h; IRQ=3;).
Use this feature to specify how the host computer will exchange data with the client
computer, which is the remote computer used by the user.
COM1 Parity
A parity bit can be sent along with regular data bits to detect data transmission errors. Select
Even if the parity bit is set to 0, and the number of 1's in data bits is even. Select Odd if
the parity bit is set to 0, and the number of 1's in data bits is odd. Select None if you do
not want to send a parity bit with your data bits in transmission. Select Mark to add a mark
as a parity bit to be sent along with the data bits. Select Space to add a Space as a parity
bit to be sent with your data bits. The options are None, Even, Odd, Mark, and Space.
103
Super X11SPA-TF/-T User's Manual
Use this feature to specify how the host computer will exchange data with the client
computer, which is the remote computer used by the user.
104
Chapter 4: UEFI BIOS
COM2 Parity
A parity bit can be sent along with regular data bits to detect data transmission errors.
Select Even if the parity bit is set to 0, and the number of 1's in data bits is even. Select
Odd if the parity bit is set to 0, and the number of 1's in data bits is odd. Select None if you
do not want to send a parity bit with your data bits in transmission. Select Mark to add a
mark as a parity bit to be sent along with the data bits. Select Space to add a Space as a
parity bit to be sent with your data bits. The options are None, Even, Odd, Mark and Space.
105
Super X11SPA-TF/-T User's Manual
This feature allows the user to specify how the host computer will exchange data with the
client computer, which is the remote computer used by the user.
Terminal Type
Use this feature to select the target terminal emulation type for Console Redirection.
Select VT100 to use the ASCII character set. Select VT100+ to add color and function
key support. Select ANSI to use the extended ASCII character set. Select VT-UTF8 to use
UTF8 encoding to map Unicode characters into one or more bytes. The options are VT100,
VT100+, VT-UTF8, and ANSI.
106
Chapter 4: UEFI BIOS
Flow Control
Use this feature to set the flow control for Console Redirection to prevent data loss caused
by buffer overflow. Send a "Stop" signal to stop sending data when the receiving buffer
is full. Send a "Start" signal to start sending data when the receiving buffer is empty. The
options are None, Hardware RTS/CTS, and Software Xon/Xoff.
ACPI Settings
WHEA Support
Select Enabled to support the Windows Hardware Error Architecture (WHEA) platform and
provide a common infrastructure for the system to handle hardware errors within the Windows
OS environment to reduce system crashes and to enhance system recovery and health
monitoring. The options are Disabled and Enabled.
Trusted Computing
The X11SPA-TF/-T supports TPM 1.2 and 2.0. The following Trusted Platform Module (TPM)
information will display if a TPM 2.0 module is detected:
• Vendor Name
• Firmware Version
107
Super X11SPA-TF/-T User's Manual
*If the feature above is set to Enable, "SHA-1 PCR Bank" and "SHA256 PCR Bank" will
become available for configuration:
Pending Operation
Use this feature to schedule a TPM-related operation to be performed by a security device
for system data integrity. Your system will reboot to carry out a pending TPM operation. The
options are None and TPM Clear.
Platform Hierarchy
Use this feature to disable or enable platform hierarchy for platform protection. The options
are Disabled and Enabled.
Storage Hierarchy
Use this feature to disable or enable storage hierarchy for cryptographic protection. The
options are Disabled and Enabled.
Endorsement Hierarchy
Use this feature to disable or enable endorsement hierarchy for privacy control. The options
are Disabled and Enabled.
PH Randomization
Use this feature to disable or enable Platform Hierarchy (PH) Randomization. The options
are Disabled and Enabled.
TXT Support
Intel Trusted Execution Technology (TXT) helps protect against software-based attacks and
ensures protection, confidentiality, and integrity of data stored or created on the system. Use
this feature to enable or disable TXT Support. The options are Disable and Enable.
108
Chapter 4: UEFI BIOS
Boot URI
A new Boot Option will be created according to this Boot URI.
Server CA Configuration
Enroll Certification
Cert GUID
Delete Certification
iSCSi Configuration
Add an Attempt
Delete Attempts
109
Super X11SPA-TF/-T User's Manual
This submenu displays the information of the Intel VMD controllers as detected by the BIOS.
Version: 1.0.0.3380
Detected DIMMs:
This feature displays the number of DIMMs as detected by the system.
DIMMs
DIMM ID 0x0001
Press <Enter> and the following information regarding this DIMM will be displayed.
110
Chapter 4: UEFI BIOS
Manufacturer Intel
*If the feature, Show more details +, is set to Enabled, the following will be
displayed:
Socket 0x0
Vendor ID 0x8089
Device ID 0x5141
111
Super X11SPA-TF/-T User's Manual
Channel ID 0x0000
Channel position 1
Revision ID 0x0
Manufacturer ID 0x8089
Is new 0
Unconfigured capacity 0 B
Inaccessible capacity 0B
SKU violation 0
Viral state 0
112
Chapter 4: UEFI BIOS
Latched Last shutdown status PM ADR Command Received, DDRT Power Fail
Command Received, PMIC 12V/DDRT 1.2V Power Loss (PLI), Controller's FW
State Flush Complete, Write Data Flush Complete, PM Idle Received
(Note: All DCPMM items and strings displayed on the BIOS screen are provided by
Intel and will depend on the driver version.)
DIMM ID 0x0101
Press <Enter> and the following information regarding this DIMM will be displayed.
113
Super X11SPA-TF/-T User's Manual
Manufacturer Intel
*If the feature, Show more details +, is set to Enabled, the following will be
displayed:
Socket 0x0
Vendor ID 0x8089
Device ID 0x5141
114
Chapter 4: UEFI BIOS
Channel ID 0x0000
Channel position 1
Revision ID 0x0
Manufacturer ID 0x8089
Is new 0
Unconfigured capacity 0 B
Inaccessible capacity 0B
SKU violation 0
115
Super X11SPA-TF/-T User's Manual
Viral state 0
(Note: All DCPMM items and strings displayed on the BIOS screen are provided by
Intel and will depend on the driver version.)
DIMM ID 0x0011
Press <Enter> and the following information regarding this DIMM will be displayed.
116
Chapter 4: UEFI BIOS
Manufacturer Intel
*If the feature, Show more details +, is set to Enabled, the following will be
displayed:
Socket 0x0
Vendor ID 0x8089
Device ID 0x5141
117
Super X11SPA-TF/-T User's Manual
Channel ID 0x0001
Channel position 1
Revision ID 0x0
Manufacturer ID 0x8089
Is new 0
Unconfigured capacity 0 B
Inaccessible capacity 0B
SKU violation 0
118
Chapter 4: UEFI BIOS
Viral state 0
(Note: All DCPMM items and strings displayed on the BIOS screen are provided by
Intel and will depend on the driver version.)
DIMM ID 0x0111
Press <Enter> and the following information regarding this DIMM will be displayed.
119
Super X11SPA-TF/-T User's Manual
Manufacturer Intel
*If the feature, Show more details +, is set to Enabled, the following will be
displayed:
Socket 0x0
Vendor ID 0x8089
Device ID 0x5141
120
Chapter 4: UEFI BIOS
Channel ID 0x0001
Channel position 1
Revision ID 0x0
Manufacturer ID 0x8089
Is new 0
Unconfigured capacity 0 B
Inaccessible capacity 0B
SKU violation 0
121
Super X11SPA-TF/-T User's Manual
Viral state 0
(Note: All DCPMM items and strings displayed on the BIOS screen are provided by
Intel and will depend on the driver version.)
DIMM ID 0x0021
Press <Enter> and the following information regarding this DIMM will be displayed.
122
Chapter 4: UEFI BIOS
Manufacturer Intel
*If the feature, Show more details +, is set to Enable, the following will be
displayed:
Socket 0x0
Vendor ID 0x8089
Device ID 0x5141
123
Super X11SPA-TF/-T User's Manual
Channel ID 0x0002
Channel position 1
Revision ID 0x0
Manufacturer ID 0x8089
Is new 0
Unconfigured capacity 0 B
Inaccessible capacity 0B
124
Chapter 4: UEFI BIOS
SKU violation 0
Viral state 0
(Note: All DCPMM items and strings displayed on the BIOS screen are provided by
Intel and will depend on the driver version.)
125
Super X11SPA-TF/-T User's Manual
DIMM ID 0x0121
Press <Enter> and the following information regarding this DIMM will be displayed.
Manufacturer Intel
*If the feature, Show more details +, is set to Enable, the following will be
displayed:
Socket 0x0
Vendor ID 0x8089
Device ID 0x5141
126
Chapter 4: UEFI BIOS
Channel ID 0x0002
Channel position 1
Revision ID 0x0
Manufacturer ID 0x8089
Is new 0
Unconfigured capacity 0 B
Inaccessible capacity 0B
127
Super X11SPA-TF/-T User's Manual
SKU violation 0
Viral state 0
(Note: All DCPMM items and strings displayed on the BIOS screen are provided by
Intel and will depend on the driver version.)
128
Chapter 4: UEFI BIOS
Monitor health
Apply changes
Update firmware
Specify the firmware image to load on the DIMMs on the next system restart and
select Update.
File:
Press <Enter> and type in the file path relative to the root directory of the device contain-
ing the new firmware image file, such as "\firmware\newFirmware.bin".
Update
129
Super X11SPA-TF/-T User's Manual
Configure security
State: [Disabled]
[Disabled, Frozen] will be displayed after pressing the following feature, Frozen lock.
Enable security
Use this feature to enable security by entering a new passphrase. Press <Enter> to type
in a new passphrase with at least one character.
Secure erase
Use this feature to erase all persistent data. The options are Yes and No
Frozen lock
Use this feature to prevent further lock state changes until the next reboot.
Regions
Current configuration
130
Chapter 4: UEFI BIOS
Select the scope of the new region then set the desired sizes.
Reserved [%]:
Enter a value (0-100) to reserve a percentage of the requested DIMM capacity that will
not be mapped into the system physical address space.
Namespaces
0x00000101 Healthy
Use this feature to display details for or modify selected namespace.
131
Super X11SPA-TF/-T User's Manual
UUID 66B9E696-0E38-47B3-81
5E-99FFAFC26A23
ID 0x00000101
Name
Press <Enter> to type in a name of namespace.
Region 1
Health [Healthy]
Mode [None]
Units
Use this feature to change the units of the input namespace capacity. The options are
B, MB, MiB, GB, GiB, TB, and TiB.
Capacity 125.0
Save
Use this feature to save current namespace.
Delete
Use this feature to delete current namespace.
Back to Namespaces
Create namespace
Name
Press <Enter> to type in a name of namespace.
Region ID
This feature displays the region ID on which to create namespace.
132
Chapter 4: UEFI BIOS
Mode
Use this feature to set namespace mode. The options are None and Sector. The op-
tion, None, is for raw access only. Set this feature to Sector to guarantee powerfail write
automicity via a block translation table (BTT)
Capacity input
The options are Remaining and Manual. Set this feature to Remaining to use the maxi-
mum available capacity. Set this feature to Manual to enter the capacity manually.
Units
Use this feature to change the units of the input namespace capacity. The options are
B, MB, MiB, GB, GiB, TB, and TiB.
Capacity
This feature displays the capacity of namespace.
Create namespace
Press <Enter> to create a namespace with the above configuration.
Back to Namespace
Total capacity
133
Super X11SPA-TF/-T User's Manual
Diagnostics
Quick diagnostics
Select Enabled to perform quick diagnostics test. The options are Disabled and Enabled.
DIMM ID 0x0001
Select Enabled to enable the diagnostics procedure for this DIMM. The options are Disabled
and Enabled.
DIMM ID 0x0101
Select Enabled to enable the diagnostics procedure for this DIMM. The options are Disabled
and Enabled.
DIMM ID 0x0011
Select Enabled to enable the diagnostics procedure for this DIMM. The options are Disabled
and Enabled.
DIMM ID 0x0111
Select Enabled to enable the diagnostics procedure for this DIMM. The options are Disabled
and Enabled.
DIMM ID 0x0021
Select Enabled to enable the diagnostics procedure for this DIMM. The options are Disabled
and Enabled.
DIMM ID 0x0121
Select Enabled to enable the diagnostics procedure for this DIMM. The options are Disabled
and Enabled.
Config diagnostics
Select Enabled to enable the platform configuration diagnostics test. The options are
Disabled and Enabled.
FW diagnostics
Select Enabled to enable the firmware diagnostics test. The options are Disabled and
Enabled.
Security diagnostics
Select Enabled to enable the security diagnostics test. The options are Disabled and
Enabled.
134
Chapter 4: UEFI BIOS
Back to Diagnostics
TestName: Quick
State: Ok
Message:
TestName: Config
State: Ok
Message:
TestName: Security
State: Ok
Message:
TestName: FW
State: Ok
Message:
Preferences
135
Super X11SPA-TF/-T User's Manual
Capacity units:
This feature is to view and/or modify the default units for displaying capacities. Use auto
(x1024) or Auto_10 (x1000) to automatically select the best format. The options are Auto,
Auto_10, B, MB, MiB, GB, GiB, TB, and TiB .
Driver Health
This submenu displays the health status of the drivers and controllers as detected by the
system. The following information is displayed.
136
Chapter 4: UEFI BIOS
Enabling/Disabling Options
Erasing Settings
137
Super X11SPA-TF/-T User's Manual
MECI
The Multiple Event Count Increment (MECI) counter counts the number of occurences that
a duplicate event must happen before the MECI counter is incremented. This is a numeric
value. The default value is 1.
METW
The Multiple Event Time Window (METW) defines the number of minutes that must pass
between duplicate log events before MECI is incremented. This is in minutes, from 0 to 99.
The default value is 60.
Note: All values changed here do not take effect until computer is restarted.
138
Chapter 4: UEFI BIOS
4.5 IPMI
Use this feature to configure Intelligent Platform Management Interface (IPMI) settings.
Enabling/Disabling Options
SEL Components
Select Enabled for all system event logging at bootup. The options are Enabled and Disabled.
Erasing Settings
Erase SEL
Select Yes, On next reset to erase all system event logs upon next system reboot. Select
Yes, On every reset to erase all system event logs upon each system reboot. Select No to
keep all system event logs after each system reboot. The options are No, Yes, On next reset,
and Yes, On every reset.
139
Super X11SPA-TF/-T User's Manual
Station IP Address
This feature displays the Station IP address for this computer. This should be in decimal and
in dotted quad form (i.e., 192.168.10.253).
Subnet Mask
This feature displays the sub-network that this computer belongs to. The value of each three-
digit number separated by dots should not exceed 255.
140
Chapter 4: UEFI BIOS
Gateway IP Address
This feature displays the Gateway IP address for this computer. This should be in decimal
and in dotted quad form (i.e., 172.31.0.1).
VLAN
This feature displays the virtual LAN settings. The options are Disable and Enable.
LAN Channel 1
IPv6 Support
Use this feature to enable IPv6 support. The options are Enabled and Disabled.
• Prefix Length
141
Super X11SPA-TF/-T User's Manual
4.6 Security
This menu allows the user to configure the following security settings for the system.
Administrator Password
Press Enter to create a new, or change an existing, Administrator password.
User Password
Press Enter to create a new, or change an existing, User password.
Password Check
Select Setup for the system to check for a password at Setup. Select Always for the system
to check for a password at bootup or upon entering the BIOS Setup utility. The options are
Setup and Always.
Secure Boot
This section displays the contents of the following secure boot features:
• System Mode
• Vendor Keys
• Secure Boot
Secure Boot
Use this feature to enable secure boot. The options are Disabled and Enabled.
142
Chapter 4: UEFI BIOS
CSM Support
Select Enabled to support the EFI Compatibility Support Module (CSM), which provides
compatibility support for traditional legacy BIOS for system boot. The options are Enabled
and Disabled.
Key Management
This submenu allows the user to configure the following Key Management settings.
This feature allows the user to remove 'UEFI CA' certificate from an authorized signature
database. The options are Yes and No.
143
Super X11SPA-TF/-T User's Manual
Restore DB defaults
This feature allows the user to restore DB variables to factory default. The options are
Yes and No.
Update
Select Yes to load the new platform keys (PK) from the manufacturer's defaults. Select
No to load the platform keys from a file. The options are Yes and No.
Update
Select Yes to load the KEK from the manufacturer's defaults. Select No to load the KEK
from a file. The options are Yes and No.
Append
Select Yes to add the KEK from the manufacturer's defaults list to the existing KEK.
Select No to load the KEK from a file. The options are Yes and No.
Authorized Signatures
Update
Select Yes to load the database from the manufacturer's defaults. Select No to load the
DB from a file. The options are Yes and No.
Append
Select Yes to add the database from the manufacturer's defaults to the existing DB.
Select No to load the DB from a file. The options are Yes and No.
144
Chapter 4: UEFI BIOS
Forbidden Signatures
Update
Select Yes to load the DBX from the manufacturer's defaults. Select No to load the DBX
from a file. The options are Yes and No.
Append
Select Yes to add the DBX from the manufacturer's defaults to the existing DBX. Select
No to load the DBX from a file. The options are Yes and No.
Authorized TimeStamps
Update
Select Yes to load the DBT from the manufacturer's defaults. Select No to load the DBT
from a file. The options are Yes and No.
Append
Select Yes to add the DBT from the manufacturer's defaults list to the existing DBT. Select
No to load the DBT from a file. The options are Yes and No.
OsRecovery Signatures
This feature uploads and installs an OSRecovery Signature. You may insert a factory
default key or load from a file. The file formats accepted are:
Update
Select Yes to load the DBR from the manufacturer's defaults. Select No to load the DBR
from a file. The options are Yes and No.
Append
This feature uploads and adds an OSRecovery Signature into the Key Management. You
may insert a factory default key or load from a file. When prompted, select "Yes" to load
Factory Defaults or "No' to load from a file.
145
Super X11SPA-TF/-T User's Manual
4.7 Boot
Use this feature to configure Boot settings.
• Boot Option #2
• Boot Option #3
• Boot Option #4
• Boot Option #5
146
Chapter 4: UEFI BIOS
• Boot Option #6
• Boot Option #7
• Boot Option #8
• Boot Option #9
Create
Use this feature to set the name and the file path of the new boot option.
This feature allows the user to select a boot device to delete from the boot priority list.
147
Super X11SPA-TF/-T User's Manual
148
Chapter 4: UEFI BIOS
Save Options
Save Changes
When you have completed the system configuration changes, select this feature to leave the
BIOS setup utility and reboot the computer for the new system configuration parameters to
take effect. Select Save Changes from the Save & Exit menu and press <Enter>.
Discard Changes
Select this feature and press <Enter> to discard all the changes and return to the AMI BIOS
utility program.
149
Super X11SPA-TF/-T User's Manual
Default Options
Boot Override
Listed in this section are other boot options for the system (i.e., Built-in EFI shell). Select an
option and press <Enter>. Your system will boot to the selected boot option.
150
Appendix A: BIOS Codes
Appendix A
BIOS Codes
151
Super X11SPA-TF/-TUser's Manual
152
Appendix B: Software Installation
Appendix B
Software
Note: Click the icons showing a hand writing on paper to view the readme files for
each item. Click the computer icons to the right of these items to install each item (from
top to the bottom) one at a time. After installing each item, you must re-boot the
system before moving on to the next item on the list. The bottom icon with a CD
on it allows you to view the entire contents.
153
Super X11SPA-TF/-F User's Manual
B.2 SuperDoctor 5
The Supermicro SuperDoctor 5 is a program that functions in a command-line or web-based
interface for Windows and Linux operating systems. The program monitors such system health
information as CPU temperature, system voltages, system power consumption, fan speed,
and provides alerts via email or Simple Network Management Protocol (SNMP).
SuperDoctor 5 comes in local and remote management versions and can be used with Nagios
to maximize your system monitoring needs. With SuperDoctor 5 Management Server (SSM
Server), you can remotely control power on/off and reset chassis intrusion for multiple systems
with SuperDoctor 5 or IPMI. SuperDoctor 5 Management Server monitors HTTP and SMTP
services to optimize the efficiency of your operation.
154
Appendix B: Software Installation
B.3 IPMI
The X11SPA-TF/-F supports the Intelligent Platform Management Interface (IPMI). IPMI is
used to provide remote access, monitoring and management. There are several BIOS settings
that are related to IPMI.
For general documentation and information on IPMI, please visit our website at:
http://www.supermicro.com/products/nfo/IPMI.cfm.
155
Super X11SPA-TF/-T User's Manual
Appendix C
Battery Handling
Warning! There is the danger of explosion if the battery is replaced incorrectly. Replace
the battery only with the same or equivalent type recommended by the manufacturer.
Dispose of used batteries according to the manufacturer's instructions
電池の取り扱い
電池交換が正しく行われなかった場合、破裂の危険性があります。 交換する電池はメーカーが推
奨する型、
または同等のものを使用下さい。使用済電池は製造元の指示に従って処分して下さい。
警告
电池更换不当会有爆炸危险。请只使用同类电池或制造商推荐的功能相当的电池更换原有电
池。请按制造商的说明处理废旧电池。
警告
電池更換不當會有爆炸危險。請使用製造商建議之相同或功能相當的電池更換原有電池。請按
照製造商的說明指示處理廢棄舊電池。
Warnung
Bei Einsetzen einer falschen Batterie besteht Explosionsgefahr. Ersetzen Sie die Batterie nur
durch den gleichen oder vom Hersteller empfohlenen Batterietyp. Entsorgen Sie die benutzten
Batterien nach den Anweisungen des Herstellers.
156
Appendix C: Warning Statements
Attention
Danger d'explosion si la pile n'est pas remplacée correctement. Ne la remplacer que par une
pile de type semblable ou équivalent, recommandée par le fabricant. Jeter les piles usagées
conformément aux instructions du fabricant.
¡Advertencia!
Existe peligro de explosión si la batería se reemplaza de manera incorrecta. Reemplazar la
batería exclusivamente con el mismo tipo o el equivalente recomendado por el fabricante.
Desechar las baterías gastadas según las instrucciones del fabricante.
!אזהרה
יש להחליף.קיימת סכנת פיצוץ של הסוללה במידה והוחלפה בדרך לא תקינה
.את הסוללה בסוג התואם מחברת יצרן מומלצת
.סילוק הסוללות המשומשות יש לבצע לפי הוראות היצרן
هناك خطر من انفجار يف حالة اسحبذال البطارية بطريقة غري صحيحة فعليل
اسحبذال البطارية
فقط بنفس النىع أو ما يعادلها مام أوصث به الرشمة املصنعة
جخلص من البطاريات املسحعملة وفقا لحعليامت الرشمة الصانعة
경고!
배터리가 올바르게 교체되지 않으면 폭발의 위험이 있습니다. 기존 배터리와 동일하거나
제조사에서 권장하는 동등한 종류의 배터리로만 교체해야 합니다. 제조사의 안내에 따라
사용된 배터리를 처리하여 주십시오.
Waarschuwing
Er is ontploffingsgevaar indien de batterij verkeerd vervangen wordt. Vervang de batterij
slechts met hetzelfde of een equivalent type die door de fabrikant aanbevolen wordt. Gebruikte
batterijen dienen overeenkomstig fabrieksvoorschriften afgevoerd te worden.
157
Super X11SPA-TF/-T User's Manual
Product Disposal
Warning! Ultimate disposal of this product should be handled according to all national
laws and regulations.
製品の廃棄
この製品を廃棄処分する場合、国の関係する全ての法律・条例に従い処理する必要があります。
警告
本产品的废弃处理应根据所有国家的法律和规章进行。
警告
本產品的廢棄處理應根據所有國家的法律和規章進行。
Warnung
Die Entsorgung dieses Produkts sollte gemäß allen Bestimmungen und Gesetzen des Landes
erfolgen.
¡Advertencia!
Al deshacerse por completo de este producto debe seguir todas las leyes y reglamentos
nacionales.
Attention
La mise au rebut ou le recyclage de ce produit sont généralement soumis à des lois et/ou
directives de respect de l'environnement. Renseignez-vous auprès de l'organisme compétent.
סילוק המוצר
!אזהרה
.סילוק סופי של מוצר זה חייב להיות בהתאם להנחיות וחוקי המדינה
عند التخلص النهايئ من هذا املنتج ينبغي التعامل معه وفقا لجميع القىانني واللىائح الىطنية
경고!
이 제품은 해당 국가의 관련 법규 및 규정에 따라 폐기되어야 합니다.
Waarschuwing
De uiteindelijke verwijdering van dit product dient te geschieden in overeenstemming met alle
nationale wetten en reglementen.
158
Appendix D: UEFI BIOS Recovery
Appendix D
D.1 Overview
The Unified Extensible Firmware Interface (UEFI) provides a software-based interface
between the operating system and the platform firmware in the pre-boot environment. The
UEFI specification supports an architecture-independent mechanism that will allow the UEFI
OS loader stored in an external storage device to boot the system. The UEFI offers clean,
hands-off management to a computer during system boot.
Note 2: If the recovery instructions in Section D.3 for BIOS recovery fail, you may use
the Supermicro Update Manager (SUM) Out-of-Band (OOB) (https://www.supermicro.
com.tw/products/nfo/SMS_SUM.cfm) to reflash the BIOS.
Note 3: If the recovery block processes stated in Note 1 and Note 2 fail, you will need
to follow the procedures to make a Returned Merchandise Authorization (RMA) request.
Refer to Section 3.5 for more information about the RMA request.
159
Super X12SAE/X12SCA-F User's Manual
2. Extract the BIOS package to a USB device and rename the BIOS ROM file
[BIOSname#.###] that is included in the BIOS package to SUPER.ROM for BIOS
recovery use.
3. Copy the SUPER.ROM file into the Root "\" directory of the USB device.
Note: Before recovering the main BIOS image, confirm that the SUPER.ROM file you
have is the same version or a close version meant for your motherboard.
4. Insert the USB device that contains the SUPER.ROM file into the system before you
power on the system or when the following screen appears.
160
Appendix D: UEFI BIOS Recovery
5. After locating the SUPER.ROM file, the system will enter the BIOS Recovery menu as
shown below.
Note: At this point, you may decide if you want to start the BIOS recovery. If you decide
to proceed with BIOS recovery, follow the procedures below.
6. When the screen as shown above displays, use the arrow keys to select the item
"Proceed with flash update" and press the <Enter> key. You will see the BIOS recovery
progress as shown in the screen below.
Note: Do not interrupt this process until the BIOS flashing is complete.
161
Super X12SAE/X12SCA-F User's Manual
7. After the BIOS recovery process is complete, press any key to reboot the system.
Note: It is recommended that you update your BIOS after BIOS recovery. Please refer
to Chapter 3 for BIOS update instructions.
8. Press <Del> during system boot to enter the BIOS Setup utility. From the top of the tool
bar, select Boot to enter the submenu. From the submenu list, select Boot Option #1
as shown below. Then, set Boot Option #1 to [UEFI AP:UEFI: Built-in EFI Shell]. Press
<F4> to save the settings and exit the BIOS Setup utility.
162
Appendix D: UEFI BIOS Recovery
9. When the UEFI Shell prompt appears, type fs# to change the device directory path. Go
to the directory that contains the BIOS package you extracted earlier from Step 2. Enter
flash.nsh BIOSname#.### at the prompt to start the BIOS update process.
Note: Do not interrupt this process until the BIOS flashing is complete.
10. The screen above indicates that the BIOS update process has completed. Reboot the
system when you see the screen below.
163
Super X11SPA-TF/-T User's Manual
Appendix E
Step 1. Use the arrow keys to select Intel VMD for Volume Management Device on CPU1
and press <Enter> to access the menu items.
Note 1: Only use NVMe devices that have been validated by Supermicro. For the latest
updates, please contact us or refer to our website at https://www.supermicro.com.tw/.
164
Appendix E: Configuring VROC RAID Settings
165
Super X11SPA-TF/-T User's Manual
166
Appendix E: Configuring VROC RAID Settings
Step 4. Intel VMD for Volume Management Device for PStack1, RSC-U2N4-6 NVME1
VMD
The options are Disable and Enable. Set the two features to Enable. (Refer to pages 165
and 166 for more information.)
Step 5. Intel VMD for Volume Management Device for PStack2, RSC-U2N4-6 SLOT1
VMD
The options are Disable and Enable. Set the two features to Enable. (Refer to pages 165
and 166 for more information.)
167
Super X11SPA-TF/-T User's Manual
Press <Esc> and return to the main screen of Intel VMD Technology as shown below. Use the
arrow keys to select Intel VMD for Volume Management Device on CPU2 and press <Enter>
to access the menu items.
Repeat the steps (Step 1 ~ Step 5) on pages 164, 165, 166, and 167 to enable Intel
VMD for Volume Management Device for PStack0/PStack1/PStack2 and devices attached to
the Intel VMD controllers. For the changes to take effect, press <F4> to save the settings and
exit the BIOS Setup utility. Press <Del> during system boot to enter the BIOS Setup utility.
168
Appendix E: Configuring VROC RAID Settings
Use the arrow keys to select Intel(R) Virtual RAID on CPU and press <Enter> to access the
menu items. The following screen will appear and the All Intel VMD Controllers feature has
become available.
\\
Note 1: The license and header (on the motherboard) for Intel VROC hardware key
are required. Also, be sure the version of Intel Rapid Storage Technology enterprise
(Intel RSTe) VROC utility is 5 or above (look for Intel(R) VROC with VMD Technology
x.x.x.xxxx shown on the screen).
Note 2: Intel VROC Premium hardware key is used in the appendix to demonstrate
RAID settings.
169
Super X11SPA-TF/-T User's Manual
Use the arrow keys to select All Intel VMD Controllers and press <Enter> to access the
menu items. The following screen will appear. It allows the user to create RAID volumes and
configure settings of NVMe devices as detected by the system.
Note : A single Intel VMD supported processor supplies 48 PCIe lanes and contains
three Intel VMD controllers (domains). Refer to the following illustration for more infor-
mation.
* Boot RAID will NOT be * Data RAID will be allowed to cross VMDs and processors.
able to cross VMDs.
170
Appendix E: Configuring VROC RAID Settings
Step 1. To create RAID volume(s), use the arrow keys to select Create RAID Volume and
press <Enter>. The following screen will appear.
171
Super X11SPA-TF/-T User's Manual
Step 2. Name:
This feature allows the user to enter the unique name of the RAID volume.
Note 1: The RAID level(s) displayed is(are) based on the number of NVMe devices
connected to the system.
Note 2: Use Intel VROC Standard hardware key to support RAID 0/1/10. Use Intel
VROC Premium hardware key (or Intel SSD Only hardware key) to support RAID
0/1/5/10.
172
Appendix E: Configuring VROC RAID Settings
173
Super X11SPA-TF/-T User's Manual
Note: For RAID5, the options are 4KB, 8KB, 16KB, 32KB, 64KB, and 128KB. For
RAID10, the options are 4KB, 8KB, 16KB, 32KB, and 64KB.
174
Appendix E: Configuring VROC RAID Settings
This feature is to create a RAID level with settings shown on the screen. Press <Enter> and
the following screen will appear. It displays all RAID volumes.
175
Super X11SPA-TF/-T User's Manual
RAID Volumes:
For detailed RAID volume information, use the arrow keys to select the desired RAID volume
as shown below.
176
Appendix E: Configuring VROC RAID Settings
Delete
On the RAID VOLUME INFO screen, use the arrow keys to select Delete and press <Enter>
to delete the RAID volume you have selected earlier (see the previous page for the RAID
volume selection).
The following screen will appear. The options are Yes and No.
177
Super X11SPA-TF/-T User's Manual
Reset to non-RAID
On the RAID VOLUME INFO screen (see page 176 for more information), select the desired
NVMe device from the list of RAID Member Disks.
The feature, Reset to non-RAID, allows the user to remove RAID data from the selected NVMe
device. Press <Enter> and the following screen will appear. The options are Yes and No.
178
Appendix E: Configuring VROC RAID Settings
When the following screen appears, use the arrow keys to select Turn Locate LED On. Press
<Enter> to locate the selected device.
179
Super X11SPA-TF/-T User's Manual
Mark as Spare
Refer to the instructions stated in E.1 section to access All Intel VMD Controllers menu items.
When the following screen appears, select the desired NVMe device from the list of Non-
RAID Physical Disks.
180
Appendix E: Configuring VROC RAID Settings
The feature, Mark as Spare, allows the user to set the selected NVMe device as a spare
disk. Use the arrow keys to select Mark as Spare and press <Enter>. The following screen
will appear. The options are Yes and No.
Note: A spare disk is used for automatic RAID volume rebuilds when status of failed,
missing, or at risk is detected on the array disk. For a RAID0 volume, only status of at
risk will trigger automatic RAID volume rebuilds.
181
Super X11SPA-TF/-T User's Manual
182
Appendix E: Configuring VROC RAID Settings
The feature, Mark as Journaling Drive, allows the user to set the selected NVMe device as a
journaling drive. Use the arrow keys to select Mark as Journaling Drive and press <Enter>.
The following screen will appear. The options are Yes and No.
Journaling
Disk1 Disk2 Disk3 Disk4
Drive (Data) (Data) (Data) (Parity)
(PPL)
183
Super X11SPA-TF/-T User's Manual
Step 2. Use the arrow keys to select RWH Policy. RWH is a scenario related to a power/
drive-failure/crash.
184
Appendix E: Configuring VROC RAID Settings
RWH Policy
Press <Enter> and the following screen will appear. If any device has been set as a journaling
drive (see pages 182 and 183), the options are Distributed PPL, Journaling Drive, and
Disable.
If no device has been set as a journaling drive, the options are Distributed PPL and Disable.
Note 1: Partial parity logging (PPL) can be defined as the result of XOR calculation of
old data and old parity. PPL is a feature available for RAID5 volumes. While a power/
drive-failure/crash occurring, PPL information helps rebuild the RAID volume and reduce
the potential data loss.
Note 2: For the RWH condition, the Intel RSTe 5.X or above RWH closure algorithm
provides the option of use of an additional NVMe device for RAID volume rebuilds
(Journaling Drive RWH closure mode). Without the use of an additional NVMe device,
PPL distributed RWH closure mode can be utilized to close the RWH by using the par-
ity drive for example.
185
Super X11SPA-TF/-T User's Manual
Press <Enter> and the RWH JD feature will become available as shown below.
RWH JD
Use the arrow keys to select RWH JD. Press <Enter> and the following screen will appear.
The feature displays the information of journaling drive(s).
186
Appendix E: Configuring VROC RAID Settings
Step 4. Use the arrow keys and press <Enter> to select the desired journaling drive from the
option list of RWH JD.
Step 5. For the changes to take effect, use the arrow keys to select Change RWH settings
and press <Enter>.
The user will be returned to the main screen of All Intel VMD Controllers as shown below.
187
Super X11SPA-TF/-T User's Manual
Appendix F
188
Appendix F: Secure Boot Settings
Use the arrow keys to select Secure Boot and press <Enter> to access the menu items. The
following screen will appear.
Secure Boot
This feature is available when the platform key (PK) is preregistered where the platform
operates in the User mode and compatibility support module (CSM) support is disabled in
the BIOS Setup utility. Select Enabled for secure boot flow control. The options are Disabled
and Enabled.
CSM Support
Select Enabled to support the legacy CSM, which provides compatibility support for traditional
legacy BIOS for system boot. The options are Disabled and Enabled.
189
Super X11SPA-TF/-T User's Manual
Step 1. Set Secure Boot Mode to Standard. Press Yes to install factory default keys as needed.
Note: The Key Management menu will become unavailable when Secure Boot Mode
is set to Standard.
190
Appendix F: Secure Boot Settings
Step 2. For the changes to take effect, press <F4> to save the settings and exit the BIOS
Setup utility.
Step 3. Press <Del> during system boot to enter the BIOS Setup utility. Navigate to the
Security tab and enter the Secure Boot menu. Set CSM Support to Disabled.
For the changes to take effect, press <F4> to save the settings and exit the BIOS Setup utility.
191
Super X11SPA-TF/-T User's Manual
Step 4. Press <Del> during system boot to enter the BIOS Setup utility. Navigate to the
Security tab and enter the Secure Boot menu. Set Secure Boot to Enabled.
For the changes to take effect, press <F4> to save the settings and exit the BIOS Setup utility.
Press <Del> during system boot to enter the BIOS Setup utility. Navigate to the Security tab
and enter the Secure Boot menu. The following screen will appear.
Note: Once Secure Boot is enabled, CSM Support will become disabled and the legacy
environment is no longer valid. The authorized UEFI support such as UEFI OS, AOC
UEFI FW, and UEFI PXE server are allowed.
192
Appendix F: Secure Boot Settings
193
Super X11SPA-TF/-T User's Manual
Select and press Yes to restore factory default secure boot keys and key variables. Also,
it will reset the system to the User mode. The options are Yes and No.
Select and press Yes to clear all secure boot variables and reset the system to the Setup
mode. The options are Yes and No.
194
Appendix F: Secure Boot Settings
Use this feature to export NVRAM content of secure boot variables to files in a root folder
on a file system device.
This feature is to enroll SHA256 hash of the binary into the Authorized Signature Data-
base (DB) and to allow the image to run in the secure boot mode.
195
Super X11SPA-TF/-T User's Manual
Remove 'UEFI CA' from DB (available when the system is not in Device
Guard Ready)
Select and press Yes to remove Microsoft UEFI CA certificate from the DB. The options
are Yes and No.
Restore DB defaults
Select and press Yes to restore the DB variables to factory defaults. The options are
Yes and No.
196
Appendix F: Secure Boot Settings
*Refer to the following settings for keys and signatures related to secure boot.
The Platform Key (PK), which is preinstalled in firmware during manufacturing, provides
full control of the secure boot key hierarchy. The options are Details, Export, Update,
and Delete. Select Details to display detailed information of PK. Select Export to save
the current PKs to a FAT formatted USB flash drive. Select Update to load the factory
defaults or load PKs from a file on the external device. Select Delete to clear the current
PKs and reset the system to the Setup mode. See the following for more information of
each option.
Details: Use the arrow keys to select Details and press <Enter>. It displays detailed
information of PK as shown below.
197
Super X11SPA-TF/-T User's Manual
Export: Use the arrow keys to select Export. It is to save the current PKs to a FAT for-
matted USB flash drive.
Note: Refer to the right panel of the screen for the file formats accepted.
198
Appendix F: Secure Boot Settings
Update: Use the arrow keys to select Update. It is to load the factory defaults or load
PKs from a file on the external device.
199
Super X11SPA-TF/-T User's Manual
To load the factory defaults, navigate to Yes and press <Enter>. The following screen
will appear.
To load PKs from a file on the external device, navigate to No and press <Enter>.
200
Appendix F: Secure Boot Settings
When the following screen appears, select the USB flash drive that contains the desired
file.
201
Super X11SPA-TF/-T User's Manual
Delete: Use the arrow keys to select Delete and press <Enter> to clear the current PKs
and reset the system to the Setup mode.
202
Appendix F: Secure Boot Settings
The Key Exchange Key (KEK), which is held by the operating system vendor, can be
updated by the holder of the PK and be used by secure boot to protect access to signa-
tures databases. The options are Details, Export, Update, Append, and Delete. Select
Details to display detailed information of KEKs. Select Export to save the current KEKs
to a FAT formatted USB flash drive. Select Update to load the factory defaults or load
KEKs from a file on the external device. Select Append to load the factory defaults or
load KEKs from a file on the external device. Select Delete to clear the current KEKs or
to delete only one certificate from the key database. (Refer to page 198 for the Export
process. Refer to pages 199, 200, 201, and 202 for the Update process.)
203
Super X11SPA-TF/-T User's Manual
To load the factory defaults, navigate to Yes and press <Enter>. The following screen
will appear.
To load KEKs from a file on the external device, navigate to No and press <Enter>. Refer
to pages 201 and 202 on how to load KEKs from a file on the external device.
204
Appendix F: Secure Boot Settings
Delete: Use the arrow keys to select Delete and press <Enter>. Navigate to Yes and
press <Enter> to clear the current KEKs.
Navigate to No and press <Enter> to delete only one certificate from the key database.
205
Super X11SPA-TF/-T User's Manual
Authorized Signatures
Authorized Signature Database (DB) contains authorized signing certificates and digital
signatures. The options are Details, Export, Update, Append, and Delete. Select Details
to display detailed information of Authorized Signatures. Select Export to save the cur-
rent DB to a FAT formatted USB flash drive. Select Update to load the factory defaults or
load DB from a file on the external device. Select Append to add variables to the exist-
ing DB. Select Delete to clear the current DB or to delete only one certificate from the
key database. (Refer to page 198 for the Export process. Refer to pages 199, 200,
201, and 202 for the Update process. Refer to pages 203 and 204 for the Append
process. Refer to page 205 for the Delete process.)
206
Appendix F: Secure Boot Settings
Forbidden Signatures
Forbidden Signature Database (DBX), which is the inverse of DB, contains forbidden
certificates and digital signatures. The options are Details, Export, Update, Append, and
Delete. Select Details to display detailed information of Forbidden Signatures. Select
Export to save the current DBX to a FAT formatted USB flash drive. Select Update to
load the factory defaults or load DBX from a file on the external device. Select Append
to add variables to the existing DBX. Select Delete to clear the current DBX or to delete
only one certificate from the key database. (Refer to page 198 for the Export process.
Refer to pages 199, 200, 201, and 202 for the Update process. Refer to pages 203
and 204 for the Append process. Refer to page 205 for the Delete process.)
207
Super X11SPA-TF/-T User's Manual
Authorized TimeStamps
Authorized Timestamp Database (DBT) is used to issue and check signed time stamp
certificates. The options are Details, Export, Update, Append, and Delete. Select Details
to display detailed information of Authorized Timestamps. Select Export to save the cur-
rent DBT to a FAT formatted USB flash drive. Select Update to load the factory defaults
or load DBT from a file on the external device. Select Append to add variables to the
existing DBT. Select Delete to clear the current DBT or to delete only one certificate from
the key database. (Refer to page 198 for the Export process. Refer to pages 199,
200, 201, and 202 for the Update process. Refer to pages 203 and 204 for the
Append process. Refer to page 205 for the Delete process.)
208
Appendix F: Secure Boot Settings
OsRecovery Signatures
OsRecovery Signatures Database (DBR) contains secure boot authorized recovery vari-
ables. The options are Details, Export, Update, Append, and Delete. Select Details to
display detailed information of OsRecovery Signatures. Select Export to save the current
DBR to a FAT formatted USB flash drive. Select Update to load the factory defaults or
load DBR from a file on the external device. Select Append to add variables to the exist-
ing DBR. Select Delete to clear the current DBR or to delete only one certificate from the
key database. (Refer to page 198 for the Export process. Refer to pages 199, 200,
201, and 202 for the Update process. Refer to pages 203 and 204 for the Append
process. Refer to page 205 for the Delete process.)
209
Super X11SPA-TF/-T User's Manual
Appendix G
Note: Be sure to have configuration information for the iSCSI initiator and iSCSI target
before starting iSCSI settings.
210
Appendix G: Configuring iSCSI Settings
Note: If Onboard LAN1 Option ROM is set to EFI, all features for onboard LAN op-
tion ROM will be set to EFI by the EFI driver. Additionally, these features will become
unavailable except Onboard LAN1 Option ROM.
211
Super X11SPA-TF/-T User's Manual
Note: Enable both Ipv4 PXE Support and Ipv6 PXE Support to have iSCSI settings
available. In some cases, enabling either one feature may also have iSCSI settings
available depending on the configuration of iSCSI initiator and iSCSI target.
For the changes to take effect, save settings and restart the system. Press <Del> during
system boot to enter the BIOS Setup utility. When the BIOS main screen appears, navigate
to the Advanced tab. Use the arrow keys to select iSCSI Configuration and press <Enter>
to access the menu items.
212
Appendix G: Configuring iSCSI Settings
Add an Attempt
Use the arrow keys to select Add an Attempt.
213
Super X11SPA-TF/-T User's Manual
Press <Enter> and the following screen will appear. Use the arrow keys to select the desired
media access control address (MAC address), network interface card (NIC) port.
214
Appendix G: Configuring iSCSI Settings
iSCSI Mode
Use this feature to set the iSCSI mode. The options are Disabled, Enabled, and Enabled
for MPIO. Multipath I/O (MPIO) is a feature that allows the system to route I/O through the
available paths if the active path fails (be sure to have more than one physical path connected
to the system).
Note: Enabling the feature, iSCSI Mode, is required for iSCSI configuration.
Internet Protocol
Use this feature to set the Internet protocol. The options are IPv4, IPv6, and Autoconfigure.
215
Super X11SPA-TF/-T User's Manual
216
Appendix G: Configuring iSCSI Settings
OUI-format ISID
This feature displays the default ISID in OUI format. The value (in six bytes) is derived from
the MAC address of the NIC port that you selected earlier.
Configure ISID
Press <Enter> to configure the ISID. The default value is derived from the last three bytes of
the OUI-format ISID. Also, only the last three bytes of the ISID are configurable.
217
Super X11SPA-TF/-T User's Manual
Enable DHCP
Use this feature to disable/enable dynamic host configuration protocol (DHCP) server service
for the iSCSI initiator. The options are Disabled and Enabled.
Note: Set the feature, Enable DHCP, to Disabled if you would like to specify the iSCSI
initiator IP address/subnet mask/gateway.
218
Appendix G: Configuring iSCSI Settings
219
Super X11SPA-TF/-T User's Manual
Get target info via DHCP (available when Enable DHCP is set to Enabled)
Use this feature to disable/enable dynamic host configuration protocol (DHCP) server service
for the iSCSI target. The options are Disabled and Enabled.
Note 1: Set the feature, Get target info via DHCP, to Disabled if you would like to
specify the iSCSI target name/IP address/boot LUN.
Note 2: LUN stands for logical unit number, which is used to identify a logical/physical
disk.
Target Name
Use this feature to enter the desired iSCSI target name in IQN format.
220
Appendix G: Configuring iSCSI Settings
Target Address
Use this feature to enter the desired iSCSI target IP address.
Target Port
This feature displays the iSCSI target port.
Boot LUN
Use this feature to enter the LUN ID of boot LUN.
221
Super X11SPA-TF/-T User's Manual
Authentication Type
Use this feature to set the authentication method. The options are CHAP and None.
Note 1: If one way (unidirectional) CHAP authentication is performed, the iSCSI target
authenticates the iSCSI initiator.
222
Appendix G: Configuring iSCSI Settings
223
Super X11SPA-TF/-T User's Manual
CHAP Status
This feature displays the CHAP status.
224
Appendix G: Configuring iSCSI Settings
225
Super X11SPA-TF/-T User's Manual
Save Changes
Use the arrow keys to select Save Changes and press <Enter> to save settings shown on
the screen.
Note: For the changes to take effect, save settings and restart the system.
226
Appendix G: Configuring iSCSI Settings
The user will be returned to the main screen of iSCSI Configuration as shown below.
Delete Attempts
Use the arrow keys to select Delete Attempts.
227
Super X11SPA-TF/-T User's Manual
Attempt 1
Use the feature to disable/enable Attempt 1. The options are Disabled and Enabled.
Attempt 2
Use the feature to disable/enable Attempt 2. The options are Disabled and Enabled.
228
Appendix G: Configuring iSCSI Settings
229
Super X11SPA-TF/-T User's Manual
230
Appendix G: Configuring iSCSI Settings
231
Super X11SPA-TF/-T User's Manual
232
Appendix H: Configuring Network Interface Card (NIC) Settings
Appendix H
233
Super X11SPA-TF/-T User's Manual
Onboard LAN1 Option ROM (available when NIC(s) is(are) detected by the system)
Use the arrow keys to select Onboard LAN1 Option ROM and press <Enter>. The options
are Disabled, Legacy, and EFI. Set this feature to EFI.
Note : If Onboard LAN1 Option ROM is set to EFI, all features for onboard LAN op-
tion ROM will be set to EFI by the EFI driver. Additionally, these features will become
unavailable except Onboard LAN1 Option ROM.
For the changes to take effect, press <F4> to save the settings and exit the BIOS Setup utility.
Press <Del> during system boot to enter the BIOS Setup utility. Navigate to the Advanced
tab. The feature(s) for onboard Intel LAN device(s) will become available for configuration
as shown below.
234
Appendix H: Configuring Network Interface Card (NIC) Settings
Use the arrow keys to select the desired onboard LAN device as shown below.
Press <Enter> and the following screen will appear. It displays the detailed information for
the selected onboard LAN device.
235
Super X11SPA-TF/-T User's Manual
Blink LEDs
This feature allows the user to set the LED blink duration (in seconds). The valid range is
0~15 (seconds).
NIC Configuration
Use the arrow keys to select NIC Configuration.
236
Appendix H: Configuring Network Interface Card (NIC) Settings
Wake on LAN
Use the arrow keys to select Wake On LAN and press <Enter>. The following screen will
appear. The options are Disabled and Enabled. Set this feature to support system wake-up
via the selected LAN device.
237