MC74HC244ADTR2G
MC74HC244ADTR2G
MC74HC244ADTR2G
Compliant HC
HC244A 244A
AWLYYWWG ALYWG
LOGIC DIAGRAM G
2 18 1 1
A1 YA1
SOIC−20 TSSOP−20
4 16 A = Assembly Location
A2 YA2
WL, L = Wafer Lot
6 14 YY, Y = Year
A3 YA3 WW, W = Work Week
G or G = Pb−Free Package
8 12
A4 YA4 (*Note: Microdot may be in either location)
DATA NONINVERTING
INPUTS 11 9 OUTPUTS
B1 YB1 FUNCTION TABLE
Inputs Outputs
13 7 Enable A,
B2 YB2
Enable B A, B YA, YB
15 5 L L L
B3 YB3
L H H
17 3 H X Z
B4 YB4 Z = high impedance
1 ORDERING INFORMATION
OUTPUT ENABLE A PIN 20 = VCC
ENABLES 19 See detailed ordering and shipping information in the package
ENABLE B PIN 10 = GND
dimensions section on page 5 of this data sheet.
MAXIMUM RATINGS
Symbol Parameter Value Unit This device contains protection
VCC DC Supply Voltage (Referenced to GND) –0.5 to +7.0 V circuitry to guard against damage
due to high static voltages or electric
Vin DC Input Voltage (Referenced to GND) –0.5 to VCC + 0.5 V fields. However, precautions must
be taken to avoid applications of any
Vout DC Output Voltage (Referenced to GND) –0.5 to VCC + 0.5 V
voltage higher than maximum rated
Iin DC Input Current, per Pin ±20 mA voltages to this high−impedance cir-
cuit. For proper operation, Vin and
Iout DC Output Current, per Pin ±35 mA
Vout should be constrained to the
ICC DC Supply Current, VCC and GND Pins ±75 mA range GND v (Vin or Vout) v VCC.
Unused inputs must always be
IIK Input Clamp Current (VI < 0 or VI > VCC) ±20 mA tied to an appropriate logic voltage
IOK Output Clamp Current (VO < 0 or VO > VCC) ±20 mA level (e.g., either GND or VCC).
Unused outputs must be left open.
PD Power Dissipation in Still Air, SOIC Package† 500 mW
TSSOP Package† 450
http://onsemi.com
2
MC74HC244A
VCC –55 to
Symbol Parameter V 25_C v85_C v125_C Unit
tPLH, Maximum Propagation Delay, A to YA or B to YB 2.0 96 115 135 ns
tPHL (Figures 1 and 3) 3.0 50 60 70
4.5 18 23 27
6.0 15 20 23
tPLZ, Maximum Propagation Delay, Output Enable to YA or YB 2.0 110 140 165 ns
tPHZ (Figures 2 and 4) 3.0 60 70 80
4.5 22 28 33
6.0 19 24 28
tPZL, Maximum Propagation Delay, Output Enable to YA or YB 2.0 110 140 165 ns
tPZH (Figures 2 and 4) 3.0 60 70 80
4.5 22 28 33
6.0 19 24 28
tTLH, Maximum Output Transition Time, Any Output 2.0 60 75 90 ns
tTHL (Figures 1 and 3) 3.0 23 27 32
4.5 12 15 18
6.0 10 13 15
Cin Maximum Input Capacitance − 10 10 10 pF
Cout Maximum Three−State Output Capacitance − 15 15 15 pF
(Output in High−Impedance State)
http://onsemi.com
3
MC74HC244A
SWITCHING WAVEFORMS
tr tf VCC
DATA INPUT VCC ENABLE 50%
90%
A OR B 50% A OR B GND
10% GND tPZL tPLZ
tPLH tPHL HIGH
OUTPUT 90% 50% IMPEDANCE
50% OUTPUT Y
YA OR YB 10% VOL
10% tPZH tPHZ
tTLH tTHL 90% VOH
OUTPUT Y 50%
HIGH
IMPEDANCE
Figure 1. Figure 2.
TEST CIRCUITS
*Includes all probe and jig capacitance *Includes all probe and jig capacitance
PIN DESCRIPTIONS
http://onsemi.com
4
MC74HC244A
LOGIC DETAIL
TO THREE OTHER
A OR B INVERTERS
ONE OF 8
INVERTERS
VCC
DATA
INPUT
A OR B
YA
OR
YB
ENABLE A OR
ENABLE B
ORDERING INFORMATION
Device Package Shipping†
MC74HC244ADWG SOIC−20 WIDE 38 Units / Rail
(Pb−Free)
http://onsemi.com
5
MECHANICAL CASE OUTLINE
PACKAGE DIMENSIONS
SOIC−20 WB
CASE 751D−05
ISSUE H
DATE 22 APR 2015
SCALE 1:1
D
A q
NOTES:
1. DIMENSIONS ARE IN MILLIMETERS.
20 11 2. INTERPRET DIMENSIONS AND TOLERANCES
M
X 45 _
PROTRUSION.
M
E
H
h
PROTRUSION. ALLOWABLE PROTRUSION
SHALL BE 0.13 TOTAL IN EXCESS OF B
1 10 DIMENSION AT MAXIMUM MATERIAL
CONDITION.
MILLIMETERS
20X b B DIM MIN MAX
A 2.35 2.65
0.25 M T A S B S A1 0.10 0.25
b 0.35 0.49
c 0.23 0.32
D 12.65 12.95
E 7.40 7.60
A e 1.27 BSC
H 10.05 10.55
L
h 0.25 0.75
SEATING L 0.50 0.90
PLANE
18X e A1 c q 0_ 7_
T
GENERIC
MARKING DIAGRAM*
RECOMMENDED
SOLDERING FOOTPRINT* 20
20X
20X
0.52 1.30 XXXXXXXXXXX
XXXXXXXXXXX
AWLYYWWG
20 11
1
11.00
XXXXX = Specific Device Code
1 10 A = Assembly Location
WL = Wafer Lot
YY = Year
1.27 WW = Work Week
PITCH G = Pb−Free Package
DIMENSIONS: MILLIMETERS *This information is generic. Please refer to
*For additional information on our Pb−Free strategy and soldering device data sheet for actual part marking.
details, please download the ON Semiconductor Soldering and Pb−Free indicator, “G” or microdot “ G”,
Mounting Techniques Reference Manual, SOLDERRM/D. may or may not be present.
Electronic versions are uncontrolled except when accessed directly from the Document Repository.
DOCUMENT NUMBER: 98ASB42343B Printed versions are uncontrolled except when stamped “CONTROLLED COPY” in red.
ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.
ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding
the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically
disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the
rights of others.
TSSOP−20 WB
CASE 948E
ISSUE D
DATE 17 FEB 2016
SCALE 2:1
NOTES:
20X K REF 1. DIMENSIONING AND TOLERANCING PER
ÍÍÍÍ
K
ANSI Y14.5M, 1982.
0.15 (0.006) T U S 0.10 (0.004) M T U S V S K1 2. CONTROLLING DIMENSION: MILLIMETER.
ÍÍÍÍ
3. DIMENSION A DOES NOT INCLUDE MOLD
FLASH, PROTRUSIONS OR GATE BURRS.
ÍÍÍÍ
MOLD FLASH OR GATE BURRS SHALL NOT
20 11 J J1 EXCEED 0.15 (0.006) PER SIDE.
2X L/2 4. DIMENSION B DOES NOT INCLUDE
INTERLEAD FLASH OR PROTRUSION.
INTERLEAD FLASH OR PROTRUSION
B SECTION N−N SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
L −U− 5. DIMENSION K DOES NOT INCLUDE
PIN 1 DAMBAR PROTRUSION. ALLOWABLE
IDENT DAMBAR PROTRUSION SHALL BE 0.08
N 0.25 (0.010)
(0.003) TOTAL IN EXCESS OF THE K
1 10 DIMENSION AT MAXIMUM MATERIAL
CONDITION.
6. TERMINAL NUMBERS ARE SHOWN FOR
M REFERENCE ONLY.
0.15 (0.006) T U S 7. DIMENSION A AND B ARE TO BE
DETERMINED AT DATUM PLANE −W−.
A N MILLIMETERS INCHES
−V− DIM MIN MAX MIN MAX
F A 6.40 6.60 0.252 0.260
B 4.30 4.50 0.169 0.177
DETAIL E C --- 1.20 --- 0.047
D 0.05 0.15 0.002 0.006
F 0.50 0.75 0.020 0.030
G 0.65 BSC 0.026 BSC
−W−
C H 0.27 0.37 0.011 0.015
J 0.09 0.20 0.004 0.008
J1 0.09 0.16 0.004 0.006
D G K 0.19 0.30 0.007 0.012
H K1 0.19 0.25 0.007 0.010
DETAIL E L 6.40 BSC 0.252 BSC
0.100 (0.004) M 0_ 8_ 0_ 8_
−T− SEATING
PLANE
GENERIC
SOLDERING FOOTPRINT MARKING DIAGRAM*
7.06
XXXX
1 XXXX
ALYWG
G
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
G = Pb−Free Package
0.65 (Note: Microdot may be in either location)
PITCH
*This information is generic. Please refer to
device data sheet for actual part marking.
Pb−Free indicator, “G” or microdot “ G”,
16X 16X may or may not be present.
0.36
1.26 DIMENSIONS: MILLIMETERS
Electronic versions are uncontrolled except when accessed directly from the Document Repository.
DOCUMENT NUMBER: 98ASH70169A Printed versions are uncontrolled except when stamped “CONTROLLED COPY” in red.
ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.
ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding
the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically
disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the
rights of others.
◊
Mouser Electronics
Authorized Distributor
onsemi:
MC74HC244ADT MC74HC244ADTG MC74HC244ADTR2 MC74HC244ADTR2G MC74HC244ADW
MC74HC244ADWG MC74HC244ADWR2 MC74HC244ADWR2G MC74HC244AF MC74HC244AFEL
MC74HC244AFELG MC74HC244AFG MC74HC244AN MC74HC244ANG NLV74HC244ADWR2G
NLV74HC244ADTR2G