Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
Scribd
Upload
75 views

Target Code Generation: Utkarsh Jaiswal 11CS30038

The document discusses code generation for a target machine. It describes prerequisites like the target instruction set. It covers generating code for different instruction types and addressing modes. Key aspects of code generation discussed include memory management, selecting target code formats, instruction selection, register allocation, evaluation order, and an algorithm for generating code within basic blocks while tracking register usage.

Uploaded by

Janhavi Vishwanath
Copyright
© © All Rights Reserved
Available Formats
Download as PPT, PDF, TXT or read online on Scribd
75 views

Target Code Generation: Utkarsh Jaiswal 11CS30038

The document discusses code generation for a target machine. It describes prerequisites like the target instruction set. It covers generating code for different instruction types and addressing modes. Key aspects of code generation discussed include memory management, selecting target code formats, instruction selection, register allocation, evaluation order, and an algorithm for generating code within basic blocks while tracking register usage.

Uploaded by

Janhavi Vishwanath
Copyright
© © All Rights Reserved
Available Formats
Download as PPT, PDF, TXT or read online on Scribd
You are on page 1/ 15

Target Code

Generation
UTKARSH JAISWAL
11CS30038
Intermediate
Code

Code Target
Generation Machine
Code
Module

Symbol
Table
Pre-requisites

Instruction set of target machine.


Instruction addressing modes.
No. of registers.
Configuration of ALU
Instruction set

Load/Store operations:
op dest, src
Eg. :
Load R0, X
Store X, R0
Arithmetic/ Logical operations:
op dest, src1, src2
Eg.:
ADD R0, R1, R2
ADD R0, R1, M
where M corresponds to a memory location.

Control operations:
Unconditional Branch:
brn L
Conditional branch:
BGTZ x L
Addressing Modes

Register addressing mode


Indirect addressing mode
Index addressing mode
Eg.: a[i]
Immediate addressing mode
Eg,: add R1, R2, 100
Issues in the design of a code
generator
Memory management
Target programs
Instruction selection
Register allocation
Evaluation order
Memory Management

Mapping names in the source program to addresses of data objects


in run-time memory is done cooperatively by the front end and the
code generator.
A name in a three- address statement refers to a symbol-table entry
for the name.
From the symbol-table information, a relative address can be
determined for the name in a data area for the procedure.
Target Programs

Absolute machine language:


Producing an absolute machine language program as output has
the advantage that it can be placed in a fixed location in memory
and immediately executed.
Relocatable machine language:
Producing a relocatable machine language program as output allows
subprograms to be compiled separately. A set of relocatable object modules
can be linked together and loaded for execution by a linking loader. If the
target machine does not handle relocation automatically, the compiler must
provide explicit relocation information to the loader, to link the separately
compiled program segments.
Assembly language:
Producing an assembly language program as output makes the
process of code generation some what easier.
Instruction Selection

The factors to be considered during instruction selection are:


The uniformity and completeness of the instruction set.
Instruction speed and machine idioms.
Size of the instruction set.

Eg., for the following address code is:


a := b + c
d := a + e
inefficient assembly code is:
MOV b, R0 R0 b
ADD c, R0 R0 c + R 0
MOV R0, a a R0
MOV a, R0 R0 a
ADD e, R0 R0 e + R0
MOV R0 , d d R0
Here the fourth statement is redundant, and so is the third statement if
'a' is not subsequently used.
Register Allocation

Instructions involving register operands are usually shorter and faster


than those involving operands in memory. Therefore efficient
utilization of registers is particularly important in generating good
code.
During register allocation we select the set of variables that will
reside in registers at each point in the program.
During a subsequent register assignment phase, we pick the specific
register that a variable will reside in.
Evaluation Order

The order in which computations are performed can affect the


efficiency of the target code.
Some computation orders require fewer registers to hold
intermediate results than others.
Basic Blocks and Control Flow
Graphs
A basic block is the longest sequence of three-address codes with
the following properties.
The control ows to the block only through the rst three-address code.
The ow goes out of the block only through the last three-address code.
A control-ow graph is a directed graph G = (V,E), where the nodes
are the basic blocks and the edges correspond to the ow of
control from one basic block to another. As an example the edge
eij = (vi , vj) corresponds to the transfer of ow from the basic block
vi to the basic block vj.
Code Generation Algorithm

Computing Next-Use Information

Knowing when the value of a variable will be used next is essential for generating good code.
If there is a three-address instruction sequence of the form
i: x = y + z
.
. no assignments to x between instructions i and j
.
j: a = x + b
then we say statement j uses the value of x computed at i.
We also say that variable x is live at statement i.
A simple way to find next uses is to scan backward from the end of a basic block keeping track
for each name x whether x has a next use in the block and if not whether x is live on exit from
that block.
Code Generation Algorithm

Here we describe an algorithm for generating code for a basic block


that keeps track of what values are in registers so it can avoid
generating unnecessary loads and stores.
It uses a register descriptor to keep track of what variable values are in each
available register.
It uses an address descriptor to keep track of the location or locations where
the current value of each variable can be found.
For the instruction x = y + z it generates code as follows:
It calls a function getReg(x = y + z) to select registers Rx, Ry, and Rz for variables x,
y, and z.
If y is not in Ry, it issues the load instruction LD Ry, My where My is one of the
memory locations for y in the address descriptor.
Similarly, if z is not in Rz, it issues a load instruction LD Rz, Mz.
It then issues the instruction ADD Rx, Ry, Rz.
Code Generation Algorithm

For the instruction x = y it generates code as follows:


It calls a function getReg(x = y) to select a register Ry for both x and y. We assume
retReg will always choose the same register for both x and y.
If y is not in Ry, issue the load instruction LD Ry, My where My is one of the memory
locations for y in the address descriptor.
If y is already in Ry, we issue no instruction.
At the end of the basic block, it issues a store instruction ST x, R for every
variable x that is live on exit from the block and whose current value resides
only in a register R.
The register and address descriptors are updated appropriately as each
machine instruction is issued.
If there are no empty registers and a register is needed, the function getReg
generates a store instruction ST v, R to store the value of the variable v in
some occupied register R. Such a store is called a spill. There are a number
of heuristics to choose the register to spill.

You might also like