Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.5555/1131481.1131781guideproceedingsArticle/Chapter ViewAbstractPublication PagesdateConference Proceedingsconference-collections
Article
Free access

Optimizing sequential cycles through Shannon decomposition and retiming

Published: 06 March 2006 Publication History

Abstract

Optimizing sequential cycles is essential for many types of high-performance circuits, such as pipelines for packet processing. Retiming is a powerful technique for speeding pipelines, but it is stymied by tight sequential cycles. Designers usually attack such cycles by manually combining Shannon decomposition with retiming---effectively a form of speculation---but such manual decomposition is error-prone.We propose an efficient algorithm that simultaneously applies Shannon decomposition and retiming to optimize circuits with tight sequential cycles. While the algorithm is only able to improve certain circuits (roughly half of the benchmarks we tried), the performance increase can be dramatic (7%--61%) with only a modest increase in area (3%--12%). The algorithm is also fast, making it a practical addition to a synthesis flow.

References

[1]
C. L. Berman, D. J. Hathaway, A. S. LaPaugh, and L. Trevillyan. Efficient techniques for timing correction. In Proc. ISCAS, pages 415--419, 1990.
[2]
R. K. Brayton et al. VIS: a system for verification and synthesis. In Proc. Computer-Aided Verification, pages 428--432, 1996.
[3]
S. Hassoun and C. Ebeling. Architectural retiming: pipelining latency-constrained circuits. In DAC, pages 708--713, 1996.
[4]
C. E. Leiserson and J. B. Saxe. Retiming synchronous circuitry. Algorithmica, 6(1):5--35, 1991.
[5]
S. Malik, E. M. Sentovich, R. K. Brayton, and A. L. Sangiovanni-Vincentelli. Retiming and resynthesis: Optimizing sequential networks with combinational techniques. IEEE Transactions on CAD, 10(1):74--84, 1991.
[6]
M.-C. V. Marinescu and M. Rinard. High-level automatic pipelining for sequential circuits. In ISSS, pages 215--220, 2001.
[7]
P. C. McGeer, R. K. Brayton, A. L. Sangiovanni-Vincentelli, and S. K. Sahni. Performance enhancement through the generalized bypass transform. In ICCAD, pages 184--187, 1991.
[8]
P. Pan. Performance-driven integration of retiming and resynthesis. In Proceedings of DAC, pages 243--246, 1999.
[9]
A. Saldanha, H. Harkness, P. C. McGeer, R. K. Brayton, and A. L. Sangiovanni-Vincentelli. Performance optimization using exact sensitization. In Proc. DAC, pages 425--429, 1994.
[10]
E. M. Sentovich et al. SIS: A system for sequential circuit synthesis. Technical report, UCB/ERL M92/41, 1992.
[11]
K. J. Singh. Performance optimization of digital circuits. PhD thesis, University of California, Berkeley, 1992.
[12]
K. J. Singh, A. R. Wang, R. K. Brayton, and A. L. Sangiovanni-Vincentelli. Timing optimization of combinational logic. In Proceedings of ICCAD, pages 282--285, 1988.
[13]
H. Touati, H. Savoj, and R. K. Brayton. Delay optimization of combinational logic circuits by clustering and partial collapsing. In Proceedings of ICCAD, pages 188--191, 1991.
[14]
H. Touati, N. Shenoy, and A. L. Sangiovanni-Vincentelli. Retiming for table-lookup field-programmable gate arrays. In Proc. Intl. Workshop FPGAs, pages 89--93, 1992.

Cited By

View all
  • (2011)Microarchitectural Transformations Using ElasticityACM Journal on Emerging Technologies in Computing Systems (JETC)10.1145/2043643.20436487:4(1-24)Online publication date: 1-Dec-2011
  • (2010)Elastic systemsProceedings of the Eighth ACM/IEEE International Conference on Formal Methods and Models for Codesign10.1109/MEMCOD.2010.5558639(149-158)Online publication date: 1-Jul-2010
  • (2009)On decomposing Boolean functions via extended cofactoringProceedings of the Conference on Design, Automation and Test in Europe10.5555/1874620.1874971(1464-1469)Online publication date: 20-Apr-2009
  • Show More Cited By

Recommendations

Comments

Information & Contributors

Information

Published In

cover image Guide Proceedings
DATE '06: Proceedings of the conference on Design, automation and test in Europe: Proceedings
March 2006
1390 pages
ISBN:3981080106

Sponsors

  • EDAA: European Design Automation Association
  • The EDA Consortium
  • IEEE-CS\DATC: The IEEE Computer Society

Publisher

European Design and Automation Association

Leuven, Belgium

Publication History

Published: 06 March 2006

Qualifiers

  • Article

Acceptance Rates

DATE '06 Paper Acceptance Rate 267 of 834 submissions, 32%;
Overall Acceptance Rate 518 of 1,794 submissions, 29%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)44
  • Downloads (Last 6 weeks)7
Reflects downloads up to 28 Dec 2024

Other Metrics

Citations

Cited By

View all
  • (2011)Microarchitectural Transformations Using ElasticityACM Journal on Emerging Technologies in Computing Systems (JETC)10.1145/2043643.20436487:4(1-24)Online publication date: 1-Dec-2011
  • (2010)Elastic systemsProceedings of the Eighth ACM/IEEE International Conference on Formal Methods and Models for Codesign10.1109/MEMCOD.2010.5558639(149-158)Online publication date: 1-Jul-2010
  • (2009)On decomposing Boolean functions via extended cofactoringProceedings of the Conference on Design, Automation and Test in Europe10.5555/1874620.1874971(1464-1469)Online publication date: 20-Apr-2009
  • (2009)Speculation in elastic systemsProceedings of the 46th Annual Design Automation Conference10.1145/1629911.1629989(292-295)Online publication date: 26-Jul-2009

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media