Efficient analytical determination of the SEU-induced pulse shape
Pages 461 - 467
Abstract
Single event upsets (SEUs) have become problematic for both combinational and sequential circuits in the deep sub-micron era due to device scaling, lowered supply voltages and higher operating frequencies. To design radiation tolerant circuits efficiently, techniques are required to analyze the effects of a radiation particle strike on a circuit early in the design flow, and hence evaluate the circuit's resilience to SEU events. For an accurate estimation of the SEU tolerance of a circuit, it is important to consider the effects of electrical masking. This is typically done by performing circuit simulations, which are slow. In this paper, we present an analytical model for the determination of the shape of radiation-induced voltage glitches in combinational circuits. The output of our approach can be propagated to the primary outputs of the circuit using existing tools, thereby modeling the effects of electrical masking. This enables an accurate and quick evaluation of the SEU robustness of a circuit. Experimental results demonstrate that our model is very accurate, with a very low root mean square percentage error in the estimation of the shape of the voltage glitch of (4.5%) compared to SPICE. Our model gains its accuracy by using a non-linear model for the load current of the gate, and by considering the effect of τ β on the radiation induced voltage glitch. Our analytical model is very fast (275x faster than SPICE) and accurate, and can therefore be easily incorporated in a design flow to estimate the SEU tolerance of circuits early in the design process.
References
[1]
T. May and M. Woods, "Alpha-particle-induced soft errors in dynamic memories," IEEE Trans. on Electron Devices, vol. ED-26, pp. 2--9, jan 1979.
[2]
J. Pickle and J. Blandford, "CMOS RAM cosmic-ray-induced error rate analysis," IEEE Trans. on Nuclear Science, vol. NS-29, pp. 3962--3967, 1981.
[3]
P. Shivakumar, M. Kistler, S. W. Keckler, D. Burger, and L. Alvisi, "Modeling the effect of technology trends on the soft error rate of combinational logic," in DSN '02: Proceedings of the 2002 International Conference on Dependable Systems and Networks, pp. 389--398, 2002.
[4]
P. Dodd and L. Massengill, "Basic mechanisms and modeling of single-event upset in digital microelectronics," IEEE Transactions on Nuclear Science, vol. 50, no. 3, pp. 583-- 602, 2003.
[5]
Q. Zhou and K. Mohanram, "Gate sizing to radiation harden combinational logic," in Proceedings, Computer-Aided Design of Integrated Circuits and Systems, pp. 155--166, Jan 2006.
[6]
R. Garg, N. Jayakumar, S. P. Khatri, and G. Choi, "A design approach for radiation-hard digital electronics," in Proceedings, IEEE/ACM Design Automation Conference (DAC), pp. 773--778, July 2006.
[7]
M. P. Baze and S. P. Buchner, "Attenuation of single event induced pulses in CMOS combinational logic," IEEE Transactions on Nuclear Science, vol. 44, pp. 2217--2223, Dec 1997.
[8]
S. Mitra, N. Seifert, M. Zhang, and K. Kim, "Robust system design with built-in soft-error resilience," IEEE Computer, vol. 38, pp. 43--52, Feb 2005.
[9]
M. Nicolaidis, "Time redundancy based soft-error tolerance to rescue nanometer technologies," in VLSI Test Symposium, pp. 86--94, April 1999.
[10]
L. Anghel, D. Alexandrescu, and M. Nicolaidis, "Evaluation of a soft error tolerance technique based on time and/or space redundancy," in Proc., 13th Symposium on Integrated Circuits and Systems Design, (Manaus, Brazil), pp. 237--242, 2000.
[11]
G. Messenger, "Collection of charge on junction nodes from ion tracks," IEEE Trans. Nuclear Science, vol. 29, no. 6, pp. 2024--2031, 1982.
[12]
A. Dharchoudhury, S. Kang, H. Cha, and J. Patel, "Fast timing simulation of transient faults in digital circuits," in Proc. IEEE/ACM International Conference on Computer-Aided Design, pp. 719--726, Nov 1994.
[13]
P. Dahlgren and P. Liden, "A switch-level algorithm for simulation of transients in combinational logic," in FTCS '95: Proceedings of the Twenty-Fifth International Symposium on Fault-Tolerant Computing, p. 207, 1995.
[14]
K. Mohanram, "Closed-form simulation and robustness models for SEU-tolerant design," in VTS '05: Proceedings of the 23rd IEEE VLSI Test Symposium (VTS'05), pp. 327--333, 2005.
[15]
R. Garg, C. Nagpal, and S. P. Khatri, "A fast, analytical estimator for the seu-induced pulse width in combinational designs," in Proceedings, IEEE/ACM Design Automation Conference (DAC), pp. 918--923, 2008.
[16]
F. J. L. E Seevinck and J. Lohstroh, "Static-noise margin analysis of MOS SRAM cells," IEEE Journal of Solid-State Circuits, vol. SC-22, pp. 748--754, Oct 1987.
[17]
H. Cha, E. M. Rudnick, J. H. Patel, R. K. Iyer, and G. S. Choi, "A gate-level simulation environment for alpha-particle-induced transient faults," IEEE Trans. Comput., vol. 45, no. 11, pp. 1248--1256, 1996.
[18]
A. Dharchoudhury, S. M. Kang, H. Cha, and J. H. Patel, "Fast timing simulation of transient faults in digital circuits," in ICCAD '94: Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, pp. 719--722, 1994.
[19]
P. Dodd, F. Sexton, and P. Winokur, "Three-dimensional simulation of charge collection and multiple-bit upset in Si devices," IEEE Trans. Nuclear Science, vol. 41, pp. 2005--2017, 1994.
[20]
P. Dodd, M. R. Shaneyfelt, and F. W. Sexton, "Charge collection and SEU from angled ion strikes," IEEE Trans. Nuclear Science, vol. 44, pp. 2256--2265, 1997.
[21]
H. Cha, E. M. Rudnick, G. S. Choi, J. H. Patel, and R. K. Iyer, "A fast and accurate gate-level transient fault simulation environment," in Symposium on Fault-Tolerant Computing, pp. 310--319, 1993.
[22]
C. Zhao, X. Bai, and S. Dey, "A scalable soft spot analysis methodology for compound noise effects in nano-meter circuits," in DAC '04: Proceedings of the 41st annual conference on Design automation, pp. 894--899, 2004.
[23]
F. Wang, Y. Xie, R. Rajaraman, and B. Vaidyanathan, "Soft error rate analysis for combinational logic using an accurate electrical masking model," in VLSID '07: Proceedings of the 20th International Conference on VLSI Design held jointly with 6th International Conference, pp. 165--170, 2007.
[24]
Y.-H. Shih and S.-M. Kang, "Analytic transient solution of general MOS circuit primitives," IEEE Trans. on CAD of Integrated Circuits and Systems, vol. 11, no. 6, pp. 719--731, 1992.
[25]
C. Kashyap, C. Amin, N. Menezes, and E. Chiprout, "A nonlinear cell macromodel for digital applications," in ICCAD '07: Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, pp. 678--685, 2007.
[26]
C. Forzan and D. Pandini, "A complete methodology for an accurate static noise analysis," in GLSVSLI '05: Proceedings of the 15th ACM Great Lakes symposium on VLSI, pp. 302--307, 2005.
[27]
PTM http://www.eas.asu.edu/ ptm.
[28]
L. Nagel, "Spice: A computer program to simulate computer circuits," in University of California, Berkeley UCB/ERL Memo M520, May 1995.
Recommendations
A fast, analytical estimator for the SEU-induced pulse width in combinational designs
DAC '08: Proceedings of the 45th annual Design Automation ConferenceSingle event upsets (SEUs) are becoming increasingly problematic for both combinational and sequential circuits with device scaling, lower supply voltages and higher operating frequencies. To design radiation tolerant circuits efficiently, techniques ...
Gate-induced drain leakage in FD-SOI devices: What the TFET teaches us about the MOSFET
This paper compares the gate-induced drain leakage (GIDL) in fully-depleted (FD) silicon-on-insulator (SOI) tunneling field effect transistor (TFET) and in standard metal-oxide-semiconductor FET (MOSFET) fabricated in the same process. The measurements ...
Large-tilt Heavy Ions Induced SEU in Multiple Radiation Hardened 22 nm FDSOI SRAMs
2020 IEEE International Reliability Physics Symposium (IRPS)Four kinds of radiation hardened SRAM were fabricated based on a 22 nm UTBB FDSOI process and irradiated by high-energy heavy ions. The high SEU tolerance and even SEU immunity for the three DICE SRAMs were investigated in vertical heavy-ion irradiation. ...
Comments
Information & Contributors
Information
Published In
Sponsors
- IEEE Circuits and Systems Society
- SIGDA: ACM Special Interest Group on Design Automation
- IPSJ SIGSLDM: Information Processing Society of Japan - SIG System LSI Design Methodology
- IEICE ESS: Institute of Electronics, Information and Communication Engineers - Engineering Sciences Society
Publisher
IEEE Press
Publication History
Published: 19 January 2009
Check for updates
Qualifiers
- Research-article
Conference
ASPDAC '09
Sponsor:
- SIGDA
- IPSJ SIGSLDM
- IEICE ESS
Acceptance Rates
Overall Acceptance Rate 466 of 1,454 submissions, 32%
Upcoming Conference
ASPDAC '25
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 126Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 26 Dec 2024
Other Metrics
Citations
Cited By
View allView Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in