A combined analytical and simulation-based model for performance evaluation of a reconfigurable instruction set processor
Authors: 
Farhad Mehdipour, Hamid Noori, Bahman Javadi, Hiroaki Honda, Koji Inoue, Kazuaki MurakamiAuthors Info & Claims
Farhad Mehdipour, Hamid Noori, Bahman Javadi, Hiroaki Honda, Koji Inoue, Kazuaki MurakamiAuthors Info & ClaimsPages 564 - 569
Abstract
Performance evaluation is a serious challenge in designing or optimizing reconfigurable instruction set processors. The conventional approaches based on synthesis and simulations are very time consuming and need a considerable design effort. A combined analytical and simulation-based model (CAnSO*) is proposed and validated for performance evaluation of a typical reconfigurable instruction set processor. The proposed model consists of an analytical core that incorporates statistics gathered from cycle-accurate simulation to make a reasonable evaluation and provide a valuable insight. Compared to cycle-accurate simulation results, CAnSO proves almost 2% variation in the speedup measurement.
References
[1]
Barat, F., Lauwereins, R. and Deconinck, G., "Reconfigurable instruction set processors from a hardware/software perspective," IEEE Trans. on Software Eng., Vol. 28, No. 9, pp. 847--861, 2002.
[2]
Clark, N., Kudlur, M., Park, H., Mahlke, S. and Flautner, K., "Application-specific processing on a general-purpose core via transparent instruction set customization," The 37th Symp. on Microarchitecture, pp. 30--40, 2004.
[3]
Enzler, R. and Platzner, M., "Application-driven design of dynamically reconfigurable processors," http://e-collection.ethbib.ethz.ch/browse/sg/092_e.html, 2001.
[4]
Kim, Y., Kiemb, M. and Choi, K., "Efficient design space exploration for domain-specific optimization of coarse-grained reconfigurable architecture," In Proc. of SoC Design Conference, pp. 12--17, 2005.
[5]
Kumar, B. and Davidson, E. S., "Computer system design using a hierarchical approach to performance evaluation," Communications of the ACM, Vol. 23, No. 9, 1980.
[6]
Mehdipour, F., Noori, H., Saheb Zamani, M., Inoue, K. and Murakami, K., "Design space exploration for a coarse grain accelerator," Proc. of 13th Asia and South-Pacific Design Automation Conference (ASPDAC), Korea, 2008, pp. 685--690.
[7]
Mei, B., Vernalde, S., Verkest, D., Lauwereins, R., "Design methodology for a tightly-coupled VLIW/reconfigurable matrix architecture: A Case Study," Design, Automation and Test in Europe, Vol. 2, pp. 21--24, 2004.
[8]
Mibench, www.eecs.umich.edu/mibench.
[9]
Mohanty, S., Prasanna, V. K., Neema, S., Davis, J., "Rapid design space exploration of heterogeneous embedded systems using symbolic search and multi-granular simulation," LCTES'02-SCOPES'02, pp. 18--27, 2002.
[10]
Noori, H., Mehdipour, F., Inoue, K., Murakami, K., "A reconfigurable functional unit with conditional execution for multi-exit custom instructions," IEICE Trans. ELECTRON., Vol. E91-C, No. 4, April 2008.
[11]
Simplescalar, www.simplescalar.com
[12]
Yehia, S., Clark, N., Mahlke, S. and Flautner K., "Exploring the design space of LUT-based transparent accelerators," Int'l Conference on Compilers, Architecture, and Synthesis for Embedded Systems, pp. 11--21, 2005.
- A combined analytical and simulation-based model for performance evaluation of a reconfigurable instruction set processor
Recommendations
Instruction set compiled simulation: a technique for fast and flexible instruction set simulation
DAC '03: Proceedings of the 40th annual Design Automation ConferenceInstruction set simulators are critical tools for the exploration and validation of new programmable architectures. Due to increasing complexity of the architectures and time-to-market pressure, performance is the most important feature of an ...
Selection of instruction set extensions for an FPGA embedded processor core
IPDPS'06: Proceedings of the 20th international conference on Parallel and distributed processingA design process is presented for the selection of a set of instruction set extensions for the PowerPC 405 processor that is embedded into the Xilinx Virtex Family of FPGAs. The instruction set of the PowerPC 405 is extended by selecting additional ...
An evaluation of speculative instruction execution on simultaneous multithreaded processors
Modern superscalar processors rely heavily on speculative execution for performance. For example, our measurements show that on a 6-issue superscalar, 93% of committed instructions for SPECINT95 are speculative. Without speculation, processor resources ...
Comments
Information & Contributors
Information
Published In
Sponsors
- IEEE Circuits and Systems Society
- SIGDA: ACM Special Interest Group on Design Automation
- IPSJ SIGSLDM: Information Processing Society of Japan - SIG System LSI Design Methodology
- IEICE ESS: Institute of Electronics, Information and Communication Engineers - Engineering Sciences Society
Publisher
IEEE Press
Publication History
Published: 19 January 2009
Check for updates
Qualifiers
- Research-article
Conference
ASPDAC '09
Sponsor:
- SIGDA
- IPSJ SIGSLDM
- IEICE ESS
Acceptance Rates
Overall Acceptance Rate 466 of 1,454 submissions, 32%
Upcoming Conference
ASPDAC '25
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 112Total Downloads
- Downloads (Last 12 months)1
- Downloads (Last 6 weeks)1
Reflects downloads up to 12 Jan 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in