research-article

Energy- and endurance-aware design of phase change memory caches

Authors:

Naehyuck Chang,

Yuan XieAuthors Info & Claims

DATE '10: Proceedings of the Conference on Design, Automation and Test in Europe

Pages 136 - 141

Published: 08 March 2010 Publication History

Abstract

Phase change memory (PCM) is one of the most promising technology among emerging non-volatile random access memory technologies. Implementing a cache memory using PCM provides many benefits such as high density, non-volatility, low leakage power, and high immunity to soft error. However, its disadvantages such as high write latency, high write energy, and limited write endurance prevent it from being used as a drop-in replacement of an SRAM cache. In this paper, we study a set of techniques to design an energy- and endurance-aware PCM cache. We also modeled the timing, energy, endurance, and area of PCM caches and integrated them into a PCM cache simulator to evaluate the techniques. Experiments show that our PCM cache design can achieve 8% of energy saving and 3.8 years of lifetime compared with a baseline PCM cache having less than a hour of lifetime.

References

[1]

K.-J. Lee et al., "A 90nm 1.8V 512Mb diode-switch PRAM with 266MB/s read throughput," in ISSCC 2007, pp. 472--616.

[2]

J. K. Kim et al., "A PRAM and NAND flash hybrid architecture for high-performance embedded storage subsystems," in EMSOFT 2008, pp. 31--40.

Digital Library

[3]

Y. Park et al., "PFFS: a scalable flash memory file system for the hybrid architecture of phase-change RAM and NAND flash," in SAC 2008, pp. 1498--1503.

Digital Library

[4]

P. Zhou et al., "A durable and energy efficient main memory using phase change memory technology," in ISCA 2009, pp. 14--23.

Digital Library

[5]

B. C. Lee et al., "Architecting phase change memory as a scalable DRAM alternative," in ISCA 2009, pp. 2--13.

Digital Library

[6]

M. K. Qureshi et al., "Scalable high performance main memory system using phase-change memory technology," in ISCA 2009, pp. 24--33.

Digital Library

[7]

G. Dhiman et al., "PDRAM: A hybrid PRAM and DRAM main memory system," in DAC 2009, pp. 664--669.

Digital Library

[8]

P. Mangalagiri et al., "A low-power phase change memory based hybrid cache architecture," in GLSVLSI 2008, pp. 395--398.

Digital Library

[9]

X. Wu et al., "Hybrid cache architecture with disparate memory technologies," in ISCA 2009, pp. 34--45.

Digital Library

[10]

S. Raoux et al., "Phase-Change Random Access Memory: A Scalable Technology," IBM J. Res. Develop., vol. 52, no. 4/5, 2008.

Digital Library

[11]

C. Bienia et al., "The PARSEC benchmark suite: characterization and architectural implications," in PACT 2008, pp. 72--81.

Digital Library

[12]

F. Gray, "Pulse code communication," US Patent 2632 058, March 15, 1953.

[13]

G. Bhat et al., "Balanced Gray codes," Electr. J. Comb., vol. 3, pp. 2--5, 1996.

[14]

X. Dong et al., "PCRAMsim: System-level performance, energy, and area modeling for phase-change RAM," in ICCAD 2009, pp. 269--275

Digital Library

[15]

C.-K. Luk et al., "Pin: building customized program analysis tools with dynamic instrumentation," in PLDI 2005, pp. 190--200.

Digital Library

[16]

M. R. Stan et al., "Bus-invert coding for low-power I/O," IEEE TVLSI, vol. 3, no. 1, pp. 49--58, 1995.

Digital Library

[17]

Y.-S. Chang et al., "Conforming inverted data store for low power memory," in ISLPED 1999, pp. 91--93.

Digital Library

[18]

W. Xu et al., "Data manipulation techniques to reduce phase change memory write energy," in ISLPED 2009, pp. 237--242.

Digital Library

Cited By

Gogte VWang WDiestelhorst SKolli AChen PNarayanasamy SWenisch TMerchant AWeatherspoon H(2019)Software wear management for persistent memoriesProceedings of the 17th USENIX Conference on File and Storage Technologies10.5555/3323298.3323303(45-63)Online publication date: 25-Feb-2019
https://dl.acm.org/doi/10.5555/3323298.3323303
Bakhshalipour MFaraji AGhahani SSamandi FLotfi-Kamran PSarbazi-Azad H(2019)Reducing Writebacks Through In-Cache DisplacementACM Transactions on Design Automation of Electronic Systems10.1145/328918724:2(1-21)Online publication date: 10-Jan-2019
https://dl.acm.org/doi/10.1145/3289187
Ghaemi SAhmadpour IArdebili MFarbeh H(2019)Sleepy-LRUThe Journal of Supercomputing10.1007/s11227-019-02758-075:7(3945-3974)Online publication date: 1-Jul-2019
https://dl.acm.org/doi/10.1007/s11227-019-02758-0
Show More Cited By

Recommendations

WOM-Code Solutions for Low Latency and High Endurance in Phase Change Memory
This paper describes a write-once-memory-code phase change memory (WOM-code PCM) architecture for next-generation non-volatile memory applications. Specifically, we address the long latency of the write operation in PCM—attributed to PCM SET—...
Endurance-aware cache line management for non-volatile caches

Nonvolatile memories (NVMs) have the potential to replace low-level SRAM or eDRAM on-chip caches because NVMs save standby power and provide large cache capacity. However, limited write endurance is a common problem for NVM technologies, and today's ...
Exploiting Phase-Change Memory in Cooperative Caches
SBAC-PAD '12: Proceedings of the 2012 IEEE 24th International Symposium on Computer Architecture and High Performance Computing

Modern servers require large main memories, which so far have been enabled by improvements in DRAM density. However, the scalability of DRAM is approaching its limit, so Phase-Change Memory (PCM) is being considered as an alternative technology. PCM is ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

DATE '10: Proceedings of the Conference on Design, Automation and Test in Europe

March 2010

1868 pages

ISBN:9783981080162

General Chairs:
Giovanni De Micheli
EPF Lausanne, CH
,
Bashir Al-Hashimi
University of Southampton, UK
,
Program Chairs:
Wolfgang Mueller
University of Paderborn, SE
,
Enrico Macii
Politecnico di Torino, IT

Sponsors

EDAA: European Design Automation Association
ECSI
EDAC: Electronic Design Automation Consortium
SIGDA: ACM Special Interest Group on Design Automation
The IEEE Computer Society TTTC
The IEEE Computer Society DATC
The Russian Academy of Sciences: The Russian Academy of Sciences

Publisher

European Design and Automation Association

Leuven, Belgium

Publication History

Published: 08 March 2010

Check for updates

Qualifiers

Research-article

Conference

DATE '10

Sponsor:

EDAA
EDAC
SIGDA
The Russian Academy of Sciences

DATE '10: Design, Automation and Test in Europe

March 8 - 12, 2010

Germany, Dresden

Acceptance Rates

Overall Acceptance Rate 518 of 1,794 submissions, 29%

Upcoming Conference

DATE '25

Sponsor:
sigda

Design, Automation and Test in Europe

March 31 - April 2, 2025

Lyon , France

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

39
Total Citations
View Citations
600
Total Downloads

Downloads (Last 12 months)8
Downloads (Last 6 weeks)0

Reflects downloads up to 22 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

Gogte VWang WDiestelhorst SKolli AChen PNarayanasamy SWenisch TMerchant AWeatherspoon H(2019)Software wear management for persistent memoriesProceedings of the 17th USENIX Conference on File and Storage Technologies10.5555/3323298.3323303(45-63)Online publication date: 25-Feb-2019
https://dl.acm.org/doi/10.5555/3323298.3323303
Bakhshalipour MFaraji AGhahani SSamandi FLotfi-Kamran PSarbazi-Azad H(2019)Reducing Writebacks Through In-Cache DisplacementACM Transactions on Design Automation of Electronic Systems10.1145/328918724:2(1-21)Online publication date: 10-Jan-2019
https://dl.acm.org/doi/10.1145/3289187
Ghaemi SAhmadpour IArdebili MFarbeh H(2019)Sleepy-LRUThe Journal of Supercomputing10.1007/s11227-019-02758-075:7(3945-3974)Online publication date: 1-Jul-2019
https://dl.acm.org/doi/10.1007/s11227-019-02758-0
Kannan SGavrilovska AGupta VSchwan K(2018)HeteroOSACM SIGOPS Operating Systems Review10.1145/3273982.327398552:1(13-26)Online publication date: 28-Aug-2018
https://dl.acm.org/doi/10.1145/3273982.3273985
Chen SChen TChang YWei HShih W(2018)UnistorFSACM Transactions on Storage10.1145/317791814:1(1-22)Online publication date: 26-Feb-2018
https://dl.acm.org/doi/10.1145/3177918
Kannan SGavrilovska AGupta VSchwan K(2017)HeteroOSACM SIGARCH Computer Architecture News10.1145/3140659.308024545:2(521-534)Online publication date: 24-Jun-2017
https://dl.acm.org/doi/10.1145/3140659.3080245
Liu QVarman P(2017)Ouroboros Wear Leveling for NVRAM Using Hierarchical Block MigrationACM Transactions on Storage10.1145/313953013:4(1-31)Online publication date: 14-Nov-2017
https://dl.acm.org/doi/10.1145/3139530
Kannan SGavrilovska AGupta VSchwan K(2017)HeteroOSProceedings of the 44th Annual International Symposium on Computer Architecture10.1145/3079856.3080245(521-534)Online publication date: 24-Jun-2017
https://dl.acm.org/doi/10.1145/3079856.3080245
Liu DZhong KWang TWang YShao ZSha EXue J(2017)Durable Address Translation in PCM-Based Flash Storage SystemsIEEE Transactions on Parallel and Distributed Systems10.1109/TPDS.2016.258605928:2(475-490)Online publication date: 1-Feb-2017
https://dl.acm.org/doi/10.1109/TPDS.2016.2586059
Du JLi RXiao ZTong ZZhang L(2017)Optimization of Data Allocation on CMP Embedded System with Data MigrationInternational Journal of Parallel Programming10.1007/s10766-016-0436-345:4(965-981)Online publication date: 1-Aug-2017
https://dl.acm.org/doi/10.1007/s10766-016-0436-3
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents