A novel characterization technique for high speed I/O mixed signal circuit components using random jitter injection
Pages 312 - 317
Abstract
Timing problems in high-speed serial communications are mitigated with phase-interpolator (PI) circuitry. Linearity testing of PI has been challenging, even though PI is widely used in modern high speed I/O architectures. Previous research has focused on implementing additional built-in circuits to measure PI linearity. In this paper, we present a cost effective PI linearity measurement technique which requires no significant modification of existing I/O circuits. Our method uses jitter distributions obtained from random jitter injected into the data channel. Two distributions are separately obtained using undersampling and sampling using PI. The proposed algorithm calculates the differential nonlinearity (DNL) from the difference of these distributions. Simulation results show that the average prediction RMS error for the DNL calculation is 0.31 LSB.
References
[1]
Meixner, A.; Kakizawa, A.; Provost, B.; Bedwani, S., "External loopback testing experiences with high speed serial interfaces," Test Conference 2008, IEEE International, pp. 1--10, 28--30 Oct. 2008
[2]
Casper, B.; Martin, A.; Jaussi, J.; Kennedy, J.; Mooney, R., "An 8-Gb/s simultaneous bidirectional link with on-die waveform capture," Solid-state Circuits, IEEE Journal of, vol. 38, no. 12, Dec. 2003
[3]
Anderson, W., "High-speed I/O design," High-Performance Energy-Efficient Micro-processor Design, Ed. Vojin G. Oklobdzija and Ram K. Krishnamurthy, Springer US, pp. 289--309, 2006
[4]
Li, M., "Jitter, noise, and signal integrity at high-speed," Prentice Hall, 2008
[5]
Kreienkamp, R.; Langmann, U.; Zimmermann, C.; Aoyama, T.; Siedhoff, H., "A 10-Gb/s CMOS clock and data recovery circuit with an analog phase interpolator," Solid-State Circuits, IEEE Journal of, vol. 40, no. 3, pp. 736--743, Mar. 2005
[6]
Bulzacchelli, J. et al., "A 10-Gb/s 5-Tap DFE/4-Tap FFE transceiver in 90-nm CMOS technology," Solid-State Circuits, IEEE Journal of, vol. 41, no. 12, Dec. 2006
[7]
Provost, B., "Testability techniques for phase interpolators," US Patent Application no. 20090122849
[8]
Shi, X.; Assaderaghi, F., "Phase linearity test circuit," US Patent Application no. 20070252735
[9]
Benyahia, M.; Moulard, J. B.; Badets, F.; Mestassi, A.; Finateu, T.; Vogt, L.; Boissieres, F., "A digitally controlled 5 GHz analog phase interpolator with 10 GHz LC PLL," Design & Technology of Integrated Systems in Nanoscale Era, 2007. DTIS. International Conference on, pp. 130--135, 2--5 Sep. 2007
[10]
Jiang, Y.; Piovaccari, A., "A compact phase interpolator for 3.125G SerDes application," Mixed Signal Design, Southwest Symposium on, pp. 249--252, 23--25 Feb. 2003
[11]
Sunter, S.; Roy, A., "On-chip digital jitter measurement, from megahertz to gigahertz," Design and Test of Computers, IEEE, vol. 21, no. 4, pp. 314--321, Jul.-Aug. 2004
[12]
Dierckx, P., "Curve and surface fitting with splines," Oxford, England: Oxford University Press, 1993
Recommendations
A 1-V 1-mW high-speed class AB operational amplifier for high-speed low power pipelined A/D converters using "Slew Boost" technique
ISLPED '03: Proceedings of the 2003 international symposium on Low power electronics and designAn ultra-low-voltage low-power high-speed class-AB operational amplifier with a new structure is presented. A new technique called "Slew Boost" is introduced to improve amplifier's large-signal settling behavior, most useful in switched-capacitor ...
A low-jitter wide-range duty cycle corrector for high-speed high-precision ADC
This paper presents a duty cycle corrector (DCC) circuit for high-speed and high-precision pipelined A/D converter. Combined charge pump is used to ensure the stability of the current source and the current sink, and the charge sharing effect can be ...
A novel low-power, low-offset, and high-speed CMOS dynamic latched comparator
A novel dynamic latched comparator with offset voltage compensation is presented. The proposed comparator uses one phase clock signal for its operation and can drive a larger capacitive load with complementary version of the regenerative output latch ...
Comments
Information & Contributors
Information
Published In
Sponsors
- TICD: TICD
- SIGDA: ACM Special Interest Group on Design Automation
- IEEE CAS
Publisher
IEEE Press
Publication History
Published: 18 January 2010
Check for updates
Qualifiers
- Research-article
Conference
ASPDAC '10
Sponsor:
- TICD
- SIGDA
Acceptance Rates
Overall Acceptance Rate 466 of 1,454 submissions, 32%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 69Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 25 Jan 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in