Fixed origin corner square inspection layout regularity metric
Abstract
Integrated circuits suffer from serious layout printability issues associated to the lithography manufacturing process. Regular layout designs are emerging as alternative solutions to help reducing these systematic subwavelength lithography variations. However, there is no metric to evaluate and compare the layout regularity of those regular designs and there is no methodology to link layout regularity to the reduction of process variations. In this paper we propose a new layout regularity metric called Fixed Origin Corner Square Inspection (FOCSI). We also provide a methodology using the Monte Carlo analysis to evaluate and understand the impact of regularity on process variability.
References
[1]
B. Wong, F. Zach, V. Moroz, A. Mittal, G. Starr, and A. Kahng, Nano-CMOS Design for Manufacturability: Robust Circuit and Physical Design for Sub-65 nm Technology Nodes. John Wiley & Sons, 2009.
[2]
T. Jhaveri, V. Rovner, L. Liebmann, L. Pileggi, A. Strojwas, and J. Hibbeler, "Co-Optimization of Circuits, Layout and Lithography for Predictive Technology Scaling Beyond Gratings," TCAD, vol. 29, no. 4, pp. 509--527, april 2010.
[3]
M. Pons, F. Moll, A. Rubio, J. Abella, X. Vera, and A. Gonzalez, "VCTA: A Via-Configurable Transistor Array Regular Fabric," IEEE/IFIP VLSI-SoC, pp. 541--547, 2010.
[4]
T. Jhaveri, L. Pileggi, V. Rovner, and A. J. Strojwas, "Maximization of layout printability/manufacturability by extreme layout regularity," in Proceedings of SPIE, 2006.
[5]
Y. Ran and M. Marek-Sadowska, "Designing via-configurable logic blocks for regular fabric," IEEE Transactions on VLSI Systems, vol. 14, no. 1, pp. 1--14, 2006.
[6]
M. Pons, F. Moll, A. Rubio, J. Abella, X. Vera, and A. Gonzalez, "FOCSI: A New Layout Regularity Metric," http://hdl.handle.net/2117/13385, 2009.
[7]
D. Pawlowski, L. Deng, and M. Wong, "Fast and Accurate OPC for Standard-Cell Layouts," ASP-DAC, pp. 7--12, Jan. 2007.
[8]
L. W. Liebmann, "Layout impact of resolution enhancement techniques: impediment or opportunity?" in ISPD, 2003, pp. 110--117.
[9]
M. Orshansky, D. Boning, and S. Nassif, Design for Manufacturability and Statistical Design: A Constructive Approach, ser. Integrated Circuits and Systems. Springer, 2008.
[10]
D. Morris, K. Vaidyanathan, N. Lafferty, K. Lai, L. Liebmann, and L. Pileggi, "Design of embedded memory and logic based on pattern constructs," in VLSIT, june 2011, pp. 104--105.
[11]
J.-M. Masgonty, S. Cserveny, C. Arm, P.-D. Pfister, and C. Piguet, "Low-Power Low-Voltage Standard Cell Libraries with a Limited Number of Cells," in PATMOS, 2001.
[12]
F. Brglez and H. Fujiwara, "A neutral netlist of 10 combinational benchmark circuits and a target translator in FORTRAN," in IEEE ISCAS, 1985.
[13]
A. Asenov, Advanced Monte Carlo Techniques in the Simulation of CMOS Devices and Circuits, ser. Lecture Notes in Computer Science, I. Dimov, S. Dimova, and N. Kolkovska, Eds. Springer Berlin/Heidelberg, 2011, vol. 6046.
[14]
D. S. Moore and G. P. McCabe, Introduction to the Practice of Statistics. Freeman & Co, 1989.
Index Terms
- Fixed origin corner square inspection layout regularity metric
Recommendations
Layout-driven RTL binding techniques for high-level synthesis
ISSS '96: Proceedings of the 9th international symposium on System synthesisThe importance of effective and efficient accounting of layout effects is well-established in high-level synthesis (HLS), since it allows more realistic exploration of the design space and the generation of solutions with predictable metrics. This ...
Directional Metric Regularity of Multifunctions
In this paper, we study relative metric regularity of set-valued mappings with emphasis on directional metric regularity. We establish characterizations of relative metric regularity without assuming the completeness of the image spaces, by using the ...
Comments
Information & Contributors
Information
Published In
Sponsors
- EDAA: European Design Automation Association
- ECSI
- EDAC: Electronic Design Automation Consortium
- SIGDA: ACM Special Interest Group on Design Automation
- IEEE CEDA
- The Russian Academy of Sciences: The Russian Academy of Sciences
Publisher
EDA Consortium
San Jose, CA, United States
Publication History
Published: 12 March 2012
Check for updates
Qualifiers
- Research-article
Conference
DATE '12
Sponsor:
- EDAA
- EDAC
- SIGDA
- The Russian Academy of Sciences
Acceptance Rates
Overall Acceptance Rate 518 of 1,794 submissions, 29%
Upcoming Conference
DATE '25
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 20Total Downloads
- Downloads (Last 12 months)1
- Downloads (Last 6 weeks)0
Reflects downloads up to 11 Feb 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in