Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.5555/2755753.2755935acmconferencesArticle/Chapter ViewAbstractPublication PagesdateConference Proceedingsconference-collections
research-article

d2-LBDR: distance-driven routing to handle permanent failures in 2D mesh NOCs

Published: 09 March 2015 Publication History

Abstract

With the advent of deep sub-micron technology, fault-tolerant solutions are needed to keep many-core chips operative. In NoCs, Logic Based Distributed Routing (LBDR) proved to be a flexible routing framework for 2D meshes with link and router faults. However, to provide full coverage, LBDR requires a module named FORKS which replicates some messages. This imposes the use of virtual cut-through switching and a complex router arbiter, increasing excessively the router cost, mainly in buffer area. Also, some failure combinations require the use of a non-trivial dynamic reconfiguration strategy to avoid deadlocks. We propose d2-LBDR which adds, on every router, a distance register to the closest failure. This enables the support of more failure combinations without an excessive implementation cost. Indeed, we restore the use of wormhole switching, keeping router architecture simple, while achieving the same fault coverage as the best LBDR version, without requiring complex switching strategies nor any dynamic reconfiguration strategy. Results show that a small area overhead (3%) is enough for the implementation of a fully flexible routing method without any limiting support case when compared with LBDR.d2-LBDR reduces area overhead over the best LBDR approach (300% overhead against 3%) while preserving fault coverage. Results show d2-LBDR performance equal to LBDR.

References

[1]
W. Dally and B. Towles, Principles and Practices of Interconnection Networks. San Francisco, CA, USA: Morgan Kaufmann Publishers Inc., 2003.
[2]
S. Rodrigo, S. Medardoni, J. Flich, D. Bertozzi, and J. Duato, "Efficient implementation of distributed routing algorithms for nocs," Computers Digital Techniques, IET, vol. 3, no. 5, pp. 460--475, 2009.
[3]
S. Rodrigo, J. Flich, A. Roca, S. Medardoni, D. Bertozzi, J. Camacho, F. Silla, and J. Duato, "Cost-efficient on-chip routing implementations for cmp and mpsoc systems," IEEE Trans.Comput.-Aided Design Integr. Circuits Syst., vol. 30, no. 4, pp. 534--547, April 2011.
[4]
R. Bishnoi, V. Laxmi, M. S. Gaur, J. Flich, and T. Francisco, "A brief comment on "a complete self-testing and self-configuring noc infrastructure for cost-effective mpsocs," ACM TECS, in press.
[5]
A. Mejia, J. Flich, and D. J., "On the potentials of segment-based routing for nocs," in Proc. ICPP'08, 2008, pp. 594--603.
[6]
A. Ghiribaldi, D. Ludovici, F. Triviño, A. Strano, J. Flich, J. L. Sánchez, F. Alfaro, M. Favalli, and D. Bertozzi, "A complete self-testing and self-configuring noc infrastructure for cost-effective mpsocs," ACM TECS, vol. 12, no. 4, pp. 106:1--106:29, 2013.
[7]
A. Strano, D. Bertozzi, F. Trivino, J. Sanchez, F. Alfaro, and J. Flich, "Osr-lite: Fast and deadlock-free noc reconfiguration framework," in Proc. SAMOS'12, 2012, pp. 86--95.
[8]
M. Lodde and J. Flich, "Memory hierarchy and network co-design through trace-driven simulation."
[9]
T. Skeie, F. Sem-Jacobsen, S. Rodrigo, J. Flich, D. Bertozzi, and S. Medardoni, "Flexible dor routing for virtualization of multicore chips," in Proc SOC'09, Oct 2009, pp. 073--076.
[10]
C. Glass and L. Ni, "Fault-tolerant wormhole routing in meshes," in Proc FTCS-23'93, June 1993, pp. 240--249.
[11]
J. Wu, "A fault-tolerant and deadlock-free routing protocol in 2d meshes based on odd-even turn model," IEEE Trans. Comput., vol. 52, no. 9, pp. 1154--1169, Sep. 2003.
[12]
B. Fu, Y. Han, H. Li, and X. Li, "Zonedefense: A fault-tolerant routing for 2-d meshes without virtual channels," IEEE TVLSI, vol. 22, no. 1, pp. 113--126, Jan 2014.
[13]
Y. B. Kim and Y.-B. Kim, "Fault tolerant source routing for network-on-chip," in Proc. DFT '07, 2007, pp. 12--20.
[14]
C. Feng, Z. Lu, A. Jantsch, M. Zhang, and Z. Xing, "Addressing transient and permanent faults in noc with efficient fault-tolerant deflection router," IEEE TVLSI, vol. 21, no. 6, pp. 1053--1066, June 2013.
[15]
D. Fick, A. DeOrio, G. Chen, V. Bertacco, D. Sylvester, and D. Blaauw, "A highly resilient routing algorithm for fault-tolerant nocs," in Proc. DATE '09., April 2009, pp. 21--26.
[16]
K. Aisopos, A. DeOrio, L.-S. Peh, and V. Bertacco, "Ariadne: Agnostic reconfiguration in a disconnected network environment," in Parallel Architectures and Compilation Techniques (PACT), 2011 International Conference on, Oct 2011, pp. 298--309.

Cited By

View all
  • (2020)A New Fault Tolerant Routing Algorithm for Networks on ChipInternational Journal of Embedded and Real-Time Communication Systems10.4018/IJERTCS.201907010510:3(68-85)Online publication date: 1-Oct-2020
  • (2015)Security Challenges in ManyCore Embedded Systems based on Networks-on-Chip (NoCs)Proceedings of the WESS'15: Workshop on Embedded Systems Security10.1145/2818362.2818372(1-6)Online publication date: 4-Oct-2015
  • (2015)A Low-Overhead, Fully-Distributed, Guaranteed-Delivery Routing Algorithm for Faulty Network-on-ChipsProceedings of the 9th International Symposium on Networks-on-Chip10.1145/2786572.2786591(1-8)Online publication date: 28-Sep-2015

Index Terms

  1. d2-LBDR: distance-driven routing to handle permanent failures in 2D mesh NOCs

          Recommendations

          Comments

          Information & Contributors

          Information

          Published In

          cover image ACM Conferences
          DATE '15: Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition
          March 2015
          1827 pages
          ISBN:9783981537048

          Sponsors

          Publisher

          EDA Consortium

          San Jose, CA, United States

          Publication History

          Published: 09 March 2015

          Check for updates

          Qualifiers

          • Research-article

          Conference

          DATE '15
          Sponsor:
          • EDAA
          • EDAC
          • SIGDA
          • Russian Acadamy of Sciences
          DATE '15: Design, Automation and Test in Europe
          March 9 - 13, 2015
          Grenoble, France

          Acceptance Rates

          DATE '15 Paper Acceptance Rate 206 of 915 submissions, 23%;
          Overall Acceptance Rate 518 of 1,794 submissions, 29%

          Upcoming Conference

          DATE '25
          Design, Automation and Test in Europe
          March 31 - April 2, 2025
          Lyon , France

          Contributors

          Other Metrics

          Bibliometrics & Citations

          Bibliometrics

          Article Metrics

          • Downloads (Last 12 months)1
          • Downloads (Last 6 weeks)0
          Reflects downloads up to 08 Feb 2025

          Other Metrics

          Citations

          Cited By

          View all
          • (2020)A New Fault Tolerant Routing Algorithm for Networks on ChipInternational Journal of Embedded and Real-Time Communication Systems10.4018/IJERTCS.201907010510:3(68-85)Online publication date: 1-Oct-2020
          • (2015)Security Challenges in ManyCore Embedded Systems based on Networks-on-Chip (NoCs)Proceedings of the WESS'15: Workshop on Embedded Systems Security10.1145/2818362.2818372(1-6)Online publication date: 4-Oct-2015
          • (2015)A Low-Overhead, Fully-Distributed, Guaranteed-Delivery Routing Algorithm for Faulty Network-on-ChipsProceedings of the 9th International Symposium on Networks-on-Chip10.1145/2786572.2786591(1-8)Online publication date: 28-Sep-2015

          View Options

          Login options

          View options

          PDF

          View or Download as a PDF file.

          PDF

          eReader

          View online with eReader.

          eReader

          Figures

          Tables

          Media

          Share

          Share

          Share this Publication link

          Share on social media