article

Free access

On the packing of micro-operations into micro-instruction words

Author:

Graham WoodAuthors Info & Claims

ACM SIGMICRO Newsletter, Volume 9, Issue 4

Pages 51 - 55

https://doi.org/10.1145/1014198.804307

Published: 19 November 1978 Publication History

PDF eReader

Abstract

This paper discusses the problem of packing a serially expressed straight line segment of micro-program into micro-instruction words of a particular format. It outlines and compares the methods that have been proposed to solve particular instances of the problem and describes a program written to solve the general case.

References

[1]

S. S. Yau; A.C. Schowe; M. Tsuchiya. "On Storage Optimisation of Horizontal Microprograms" Proc. 7th Annual Workshop on Microprogramming, Palo Alto, Ca. (Sept-Oct 1974), pp. 98-106.

Digital Library

Google Scholar

[2]

F. F. Astopas; K. I. Plukas. "Method of Minimising Computer Memories" Automatic Control, Vol 5, No 4, 1971. pp. 10-16.

Google Scholar

[3]

M. Tsuchiya; M. J. Gonzales. "An Approach to the Optimisation of Horizontal Microprograms" Proc. 7th Annual Workshop on Microprogramming, Palo Alto, Ca. (Sept-Oct 1974), pp. 85-90.

Digital Library

Google Scholar

[4]

C. V. Ramamoorthy; M. Tsuchiya. "A High Level Language for Horizontal Microprogramming" IEEE T-C C-23, No 8 (Aug 74) pp. 791-801.

Digital Library

Google Scholar

[5]

S. Dasgupta; J. Tartar. "Automatic Identification of Maximal Parallelism in Straight Line Microprograms" IEEE T-C C-25, No 10 (Oct 76). See also comments on the above in IEEE T-C C-27, No 3 (March 78)

Google Scholar

[6]

S. Dasgupta; L. W. Jackson. "An Algorithm for Identifying Parallel Micro-operations" Tech Report TR73-20 (Dec 73), Dept. of Computing Science, Univ. of Alberta, Edmonton, Canada.

Google Scholar

[7]

T. Baba. "A Microprogram Generating System - MPG" IFIP 77, N. Holland Publ. Co. (Ed. B. Gilchrist) pp. 739-744.

Google Scholar

[8]

R. G. Barr; J. A. Becker; W. R. Lidinsky; V. V. Tantillo. "A Research Oriented Dynamic Microprocessor" IEEE T-C C-22, No 11 (Nov 73) pp. 976-985.

Digital Library

Google Scholar

Cited By

View all

Narnolia VJana USaha T(2020)Multi-Arc Processor—Harnessing Pseudo-concurrent Multiple Instruction Set Architecture (ISA) Over a Single Hardware PlatformProceedings of the Global AI Congress 201910.1007/978-981-15-2188-1_42(535-548)Online publication date: 3-Apr-2020
https://doi.org/10.1007/978-981-15-2188-1_42
Aiken ABanerjee UKejariwal ANicolau AAiken ABanerjee UKejariwal ANicolau A(2016)Scheduling Basic BlocksInstruction Level Parallelism10.1007/978-1-4899-7797-7_3(43-77)Online publication date: 30-Nov-2016
https://doi.org/10.1007/978-1-4899-7797-7_3
Park JTada MKuzum DKapur PYu HPhilip Wong HSaraswat K(2008)Low temperature (≤ 380°C) and high performance Ge CMOS technology with novel source/drain by metal-induced dopants activation and high-k/metal gate stack for monolithic 3D integration2008 IEEE International Electron Devices Meeting10.1109/IEDM.2008.4796702(1-4)Online publication date: Dec-2008
https://doi.org/10.1109/IEDM.2008.4796702
Show More Cited By

Index Terms

On the packing of micro-operations into micro-instruction words

Recommendations

The instruction register file micro-architecture
Special issue: Parallel computing technologies

In this paper, we address the issue of feeding future superscalar processor cores with enough instructions. Hardware techniques targeting an increase in the instruction fetch bandwidth have been proposed such as the trace cache microarchitecture. We ...
On the packing of micro-operations into micro-instruction words
MICRO 11: Proceedings of the 11th annual workshop on Microprogramming

This paper discusses the problem of packing a serially expressed straight line segment of micro-program into micro-instruction words of a particular format. It outlines and compares the methods that have been proposed to solve particular instances of ...
Dynamic Optimization of Micro-Operations
HPCA '03: Proceedings of the 9th International Symposium on High-Performance Computer Architecture

Inherent within complex instruction set architectures such as x86 are inefficiencies that do not exist in a simpler ISAs. Modern x86 implementations decode instructions into one or more micro-operations in order to deal with the complexity of the ISA. ...

Comments

Information & Contributors

Information

Published In

ACM SIGMICRO Newsletter Volume 9, Issue 4

Dec. 1978

160 pages

ISSN:1050-916X

DOI:10.1145/1014198

Issue’s Table of Contents

MICRO 11: Proceedings of the 11th annual workshop on Microprogramming
November 1978
160 pages
Chairmen:
Stephen D. Crocker,
Gearold Johnson,
Alice Parker,
John Ashlstrom

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 19 November 1978

Published in SIGMICRO Volume 9, Issue 4

Check for updates

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

23
Total Citations
View Citations
288
Total Downloads

Downloads (Last 12 months)73
Downloads (Last 6 weeks)20

Reflects downloads up to 13 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Narnolia VJana USaha T(2020)Multi-Arc Processor—Harnessing Pseudo-concurrent Multiple Instruction Set Architecture (ISA) Over a Single Hardware PlatformProceedings of the Global AI Congress 201910.1007/978-981-15-2188-1_42(535-548)Online publication date: 3-Apr-2020
https://doi.org/10.1007/978-981-15-2188-1_42
Aiken ABanerjee UKejariwal ANicolau AAiken ABanerjee UKejariwal ANicolau A(2016)Scheduling Basic BlocksInstruction Level Parallelism10.1007/978-1-4899-7797-7_3(43-77)Online publication date: 30-Nov-2016
https://doi.org/10.1007/978-1-4899-7797-7_3
Park JTada MKuzum DKapur PYu HPhilip Wong HSaraswat K(2008)Low temperature (≤ 380°C) and high performance Ge CMOS technology with novel source/drain by metal-induced dopants activation and high-k/metal gate stack for monolithic 3D integration2008 IEEE International Electron Devices Meeting10.1109/IEDM.2008.4796702(1-4)Online publication date: Dec-2008
https://doi.org/10.1109/IEDM.2008.4796702
Rau BFisher J(1993)Instruction-level parallel processingThe Journal of Supercomputing10.1007/BF012051817:1-2(9-50)Online publication date: 1-May-1993
https://dl.acm.org/doi/10.1007/BF01205181
Bode ABode A(1984)LiteraturMikroarchitekturen und Mikroprogrammierung: Formale Beschreibung und Optimierung10.1007/978-3-642-69701-2_6(206-216)Online publication date: 1984
https://doi.org/10.1007/978-3-642-69701-2_6
Landskov DDavidson SShriver BMallett P(1980)Local Microcode Compaction TechniquesACM Computing Surveys10.1145/356819.35682212:3(261-294)Online publication date: 1-Sep-1980
https://dl.acm.org/doi/10.1145/356819.356822
Malykh OShakhnovskii Y(2004)Optimization of a Data Dependence Graph for the Local Microcode Compaction Problem. Part 2Programming and Computing Software10.1023/B:PACS.0000029577.62131.c230:3(134-141)Online publication date: 1-May-2004
https://dl.acm.org/doi/10.1023/B%3APACS.0000029577.62131.c2
Das SNayak APapachristou CAllan V(1990)A survey on bit dimension optimization strategies of microprogramsProceedings of the 23rd annual workshop and symposium on Microprogramming and microarchitecture10.5555/255237.255295(281-291)Online publication date: 30-Nov-1990
https://dl.acm.org/doi/10.5555/255237.255295
Harris MJohnson G(1987)Extending microcode compaction for real architecturesProceedings of the 20th annual workshop on Microprogramming10.1145/255305.255312(40-53)Online publication date: 1-Dec-1987
https://dl.acm.org/doi/10.1145/255305.255312
Rao SMajundar A(1986)An algorithm for global compaction of horizontal microprogramsACM SIGMICRO Newsletter10.1145/378397.37841217:2(19-30)Online publication date: 1-Jul-1986
https://dl.acm.org/doi/10.1145/378397.378412
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Abstract

References

Cited By

Index Terms

Recommendations

The instruction register file micro-architecture