Article

Free access

Plane parallel a maze router and its application to FPGAs

Author:

M. PalczewskiAuthors Info & Claims

DAC '92: Proceedings of the 29th ACM/IEEE Design Automation Conference

Pages 691 - 697

Published: 01 July 1992 Publication History

PDF eReader

References

[1]

W. Carter, "A User Progranm~able Reconfigurable Gate Array", Proe. IEEE CICC, 1986

Google Scholar

[2]

H.C. Hisieh, "A Second Generation User--Programmable Gate Array", Proc. IEEE CICC, 1987

Google Scholar

[3]

S. Trimberger, "Beyond Logic - FPGAs for Digital Systems", International Workshop on Field Programmable Logic and Applications, University of Oxford, 1991

Google Scholar

[4]

"XC 4000 Logic Cell Array Family", Technical Data, Xilinx, 1990.

Google Scholar

[5]

A. E1Gamal, J. Greene, J. Reyneri, E. Rogoyski, K. E1-Ayat and A. Mohsen, "An Architecture for Electrically Configurable Gate Arrays", IEEE J. Solid--State Circuits", Vol.24, No.2, 1989,

Google Scholar

[6]

Actel, "ACT Family Oriented Programmable Gate Array Data", 1990

Google Scholar

[7]

Altera Corporation, "The Maximalist Handboold', 1990

Google Scholar

[8]

N.J Nilsson, "Principles of Artificial Intelligence", Tioga Publishing Company, 1980.

Digital Library

Google Scholar

[9]

N,J Nilsson, "Problem-solving Methods inArtificiaI Intelligence", McGraw-Hill, 1971.

Digital Library

Google Scholar

[10]

G. W. Clow, ",4 Global Routing Algorithm for General Cells", Proe. ACM/IEEE 21st Design Automation Conference, 1984,

Digital Library

Google Scholar

[11]

J. Greene, V. Roychowdhury, S. Kaptanoglu, A. El Gamal, "Segmented Channel Routing", Proc. 27th ACM/IEEE Design Automation Conference, 1990.

Digital Library

Google Scholar

[12]

S. Brown, J. Rose, Z. Vranesie, "A DetailedRouterfor Field Programmable Gate Arrays", IEEE Proe. ICCAD--90

Google Scholar

[13]

R. Sedgewick, "Algorithms", Addison-Wesley Publ., 1988

Digital Library

Google Scholar

[14]

J. Rose, S. Brown, "The Effect of Switch Box Flexibility on Routability of Field Programmable Gate Arrays", Proc. CICC, 1000.

Google Scholar

[15]

D.D. Hill, "A CAD System for the DesignofFieldProgrammable Gate Arrays", Proc. 28th ACM/IEEE Design Automation Conference, 1991.

Digital Library

Google Scholar

Cited By

View all

Lin JPan SChang YYasuura H(2003)Graph matching-based algorithms for array-based FPGA segmentation design and routingProceedings of the 2003 Asia and South Pacific Design Automation Conference10.1145/1119772.1119959(851-854)Online publication date: 21-Jan-2003
https://dl.acm.org/doi/10.1145/1119772.1119959
Lee KWong MHauck S(2001)LRouteProceedings of the 2001 ACM/SIGDA ninth international symposium on Field programmable gate arrays10.1145/360276.360290(12-20)Online publication date: 1-Feb-2001
https://dl.acm.org/doi/10.1145/360276.360290
Swartz JBetz VRose JCong JKaptanoglu S(1998)A fast routability-driven router for FPGAsProceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays10.1145/275107.275134(140-149)Online publication date: 1-Mar-1998
https://dl.acm.org/doi/10.1145/275107.275134
Show More Cited By

Index Terms

Plane parallel a maze router and its application to FPGAs

Recommendations

Design and evaluation of a parameterizable NoC router for FPGAs (abstract only)
FPGA '10: Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays

The Network-on-Chip (NoC) approach for designing (System-on-Chip) SoCs is currently emerging as an advanced concept for overcoming the scalability and efficiency problems of traditional on-chip interconnection schemes, such as shared buses and point-to-...
Acceleration of an FPGA router
FCCM '97: Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines

The authors describe their experience and progress in accelerating an FPGA router. Placement and routing is undoubtedly the most time-consuming process in automatic chip design or configuring programmable logic devices as reconfigurable computing ...
Towards Serial-Equivalent Parallel Routing for FPGAs: (Abstract Only)
FPGA '18: Proceedings of the 2018 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays

Serial equivalency can provide easier regression testing and customer support in production-grade CAD software. While existing parallel routing techniques have become sufficiently advanced to accelerate the execution time, support for serial equivalency ...

Comments

Information & Contributors

Information

Published In

DAC '92: Proceedings of the 29th ACM/IEEE Design Automation Conference

July 1992

752 pages

ISBN:089791516X

Chairman:
Daniel G. Schweikert
Cadence Design Systems, Inc., San Jose, CA

Publisher

IEEE Computer Society Press

Washington, DC, United States

Publication History

Published: 01 July 1992

Check for updates

Qualifiers

Article

Conference

DAC92

Sponsor:

EDAC
SIGDA
IEEE-CAS
IEEE-CS

DAC92: The 29th ACM/IEEE-CS Design Automation Conference

June 8 - 12, 1992

California, Anaheim, USA

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

8
Total Citations
View Citations
260
Total Downloads

Downloads (Last 12 months)15
Downloads (Last 6 weeks)4

Reflects downloads up to 09 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Lin JPan SChang YYasuura H(2003)Graph matching-based algorithms for array-based FPGA segmentation design and routingProceedings of the 2003 Asia and South Pacific Design Automation Conference10.1145/1119772.1119959(851-854)Online publication date: 21-Jan-2003
https://dl.acm.org/doi/10.1145/1119772.1119959
Lee KWong MHauck S(2001)LRouteProceedings of the 2001 ACM/SIGDA ninth international symposium on Field programmable gate arrays10.1145/360276.360290(12-20)Online publication date: 1-Feb-2001
https://dl.acm.org/doi/10.1145/360276.360290
Swartz JBetz VRose JCong JKaptanoglu S(1998)A fast routability-driven router for FPGAsProceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays10.1145/275107.275134(140-149)Online publication date: 1-Mar-1998
https://dl.acm.org/doi/10.1145/275107.275134
Chang YWong DWong CRose JEbeling C(1996)Universal switch-module design for symmetric-array-based FPGAsProceedings of the 1996 ACM fourth international symposium on Field-programmable gate arrays10.1145/228370.228382(80-86)Online publication date: 15-Feb-1996
https://dl.acm.org/doi/10.1145/228370.228382
Wu YMarek-Sadowska MPreas B(1995)Orthogonal greedy couplingProceedings of the 32nd annual ACM/IEEE Design Automation Conference10.1145/217474.217591(568-573)Online publication date: 1-Jan-1995
https://dl.acm.org/doi/10.1145/217474.217591
Sun YLiu CLorenzetti M(1994)Routing in a new 2-dimensional FPGA/FPIC routing architectureProceedings of the 31st annual Design Automation Conference10.1145/196244.196327(171-176)Online publication date: 6-Jun-1994
https://dl.acm.org/doi/10.1145/196244.196327
Sun YWang TWong CLiu CLightner MJess J(1993)Routing for symmetric FPGAs and FPICsProceedings of the 1993 IEEE/ACM international conference on Computer-aided design10.5555/259794.259874(486-490)Online publication date: 7-Nov-1993
https://dl.acm.org/doi/10.5555/259794.259874
Lewis FPong WDunlop A(1993)A negative reinforcement method for PGA routingProceedings of the 30th international Design Automation Conference10.1145/157485.165064(601-605)Online publication date: 1-Jul-1993
https://dl.acm.org/doi/10.1145/157485.165064

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Design and evaluation of a parameterizable NoC router for FPGAs (abstract only)

Acceleration of an FPGA router

Towards Serial-Equivalent Parallel Routing for FPGAs: (Abstract Only)

Comments

Published In

Sponsors

Publisher

Publication History

Check for updates

Qualifiers

Conference

Acceptance Rates

Upcoming Conference

Other Metrics

Article Metrics

Other Metrics

Cited By

PDF

eReader

Login options

Full Access

References

Cited By

Index Terms

Recommendations

Design and evaluation of a parameterizable NoC router for FPGAs (abstract only)

Acceleration of an FPGA router

Towards Serial-Equivalent Parallel Routing for FPGAs: (Abstract Only)

Comments

Information

Published In

Sponsors

Publisher

Publication History

Check for updates

Qualifiers

Conference

Acceptance Rates

Upcoming Conference

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

PDF

eReader

Login options

Full Access

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations